The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - Feb. (2013 vol.62)
pp: 404-410
Irith Pomeranz , Purdue University, West Lafayette
ABSTRACT
The local switching activity of scan-based tests is important due to the possibility that scan-based tests will result in excessive power dissipation in certain subcircuits even when the total power dissipation is acceptable. This paper focuses on the local switching activity during the fast functional capture cycles of functional broadside tests. This switching activity is guaranteed not to exceed the switching activity possible during functional operation. Therefore, with functional broadside tests it is possible to maximize the switching activity without causing excessive power dissipation. This is important for test quality since, in general, higher switching activity allows more delay defects to be detected. In addition, it allows smaller test sets to be obtained for delay faults. The paper defines a switching activity metric called the adjacent switching activity that captures the switching activity around the sites of detected transition faults, where additional switching activity is most likely to contribute to test quality. It compares the cases where the adjacent and the total switching activity of functional broadside tests for transition faults are maximized. The results demonstrate that the two objectives result in significantly different test sets. Moreover, better quality test sets are obtained by maximizing the adjacent switching activity.
INDEX TERMS
Switches, Circuit faults, Delay, Silicon, Power dissipation, Clocks, transition faults, Functional broadside tests, power dissipation, scan circuits, switching activity
CITATION
Irith Pomeranz, "An Adjacent Switching Activity Metric under Functional Broadside Tests", IEEE Transactions on Computers, vol.62, no. 2, pp. 404-410, Feb. 2013, doi:10.1109/TC.2011.224
REFERENCES
[1] V. Dabholkar, S. Chakravarty, I. Pomeranz, and S.M. Reddy, “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1325-1333, Dec. 1998.
[2] S. Gerstendorfer and H.J. Wunderlich, “Minimized Power Consumption for Scan-Based BIST,” Proc. Int'l Test Conf., pp. 77-84, 1999.
[3] P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “Circuit Partitioning for Low Power BIST Design with Minimized Peak Power Consumption,” Proc. Eight Asian Test Symp., pp. 89-94, 1999.
[4] R. Sankaralingam, R.R. Oruganti, and N.A. Touba, “Static Compaction Techniques to Control Scan Vector Power Dissipation,” Proc. IEEE 18th VLSI Test Symp., pp. 35-40, 2000.
[5] L. Whetsel, “Adapting Scan Architectures for Low Power Operation,” Proc. Int'l Test Conf., pp. 863-872, 2000.
[6] K.-J. Lee, T.-C. Huang, and J.-J. Chen, “Peak-Power Reduction for Multiple-Scan Circuits during Test Application,” Proc. Ninth Asian Test Symp., pp. 453-458, 2000.
[7] J. Saxena, K.M. Butler, and L. Whetsel, “An Analysis of Power Reduction Techniques in Scan Testing,” Proc. Int'l Test Conf., pp. 670-677, 2001.
[8] S. Kajihara, K. Ishida, and K. Miyase, “Test Vector Modification for Power Reduction during Scan Testing,” Proc. IEEE 20th VLSI Test Symp., pp. 160-165, 2002.
[9] A. Chandra and K. Chakrabarty, “Reduction of SOC Test Data Volume, Scan Power and Testing Time Using Alternating Runlength Codes,” Proc. 39th Design Automation Conf., pp. 673-678, 2002.
[10] D. Xiang, S. Gu, J.-G. Sun, and Y.-L. Wu, “A Cost-Effective Scan Architecture for Scan Testing with Nonscan Test Power and Test Application Cost,” Proc. Design Automation Conf., pp. 744-747, 2003.
[11] J. Saxena, K.M. Butler, V.B. Jayaram, S. Kundu, N.V. Arvind, P. Sreeprakash, and M. Hachinger, “A Case Study of IR-Drop in Structured At-Speed Testing,” Proc. Int'l Test Conf., pp. 1098-1104, 2003.
[12] W. Li, S.M. Reddy, and I. Pomeranz, “On Test Generation for Transition Faults with Minimized Peak Power Dissipation,” Proc. 41st Design Automation Conf., pp. 504-509, 2004.
[13] P. Rosinger, B.M. Al-Hashimi, and N. Nicolici, “Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 7, pp. 1142-1153, July 2004.
[14] K.M. Butler, J. Saxena, A. Jain, T. Fryars, J. Lewis, and G. Hetherington, “Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques,” Proc. Int'l Test Conf., pp. 355-364, 2004.
[15] K. Lee, S. Hsu, and C. Ho, “Test Power Reduction with Multiple Capture Orders,” Proc. 13th Asian Test Symp., pp. 26-31, 2004.
[16] W. Li, S.M. Reddy, and I. Pomeranz, “On Reducing Peak Current and Power during Test,” Proc. IEEE CS Ann. Symp. Very Large Scale Integration (VLSI), pp. 156-161, 2005.
[17] X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, “Low-Capture-Power Test Generation for Scan-Based Testing,” Proc. IEEE Int'l Test Conf., pp. 1019-1028, 2005.
[18] V.R. Devanathan, C.P. Ravikumar, and V. Kamakoti, “On Power-Profiling and Pattern Generation for Power-Safe Scan Tests,” Proc. Design, Automation and Test in Europe Conf. and Exhibition, pp. 1-6, 2007.
[19] J. Lee, S. Narayan, M. Kapralos, and M. Tehranipoor, “Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation,” Proc. Design, Automation and Test in Europe Conf., pp. 1172-1177, 2008.
[20] J. Lee and M. Tehranipoor, “LS-TDF: Low-Switching Transition Delay Fault Pattern Generation,” Proc. IEEE 26th VLSI Test Symp., pp. 227-232, 2008.
[21] X. Wen, K. Miyase, S. Kajihara, H. Furukawa, Y. Yamato, A. Takashima, K. Noda, H. Ito, K. Hatayama, T. Aikyo, and K.K. Saluja, “A Capture-Safe Test Generation Scheme for At-Speed Scan Testing,” Proc. 13th European Test Symp., pp. 55-60, 2008.
[22] I. Pomeranz and S.M. Reddy, “Functional Broadside Tests with Minimum and Maximum Switching Activity,” ASP J. Low Power Electronics, vol. 4, pp. 429-437, Dec. 2008.
[23] C.-W. Tzeng and S.-Y. Huang, “QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 11, pp. 1756-1766, Nov. 2009.
[24] A. Sabne, R. Tiwari, A. Shrivastava, S. Ravi, and R. Parekhji, “A Generic Low Power Scan Chain Wrapper for Designs Using Scan Compression,” Proc. 28th VLSI Test Symp., pp. 135-140, 2010.
[25] M.-F. Wu, H.-C. Pan, T.-H. Wang, J.-L. Huang, K.-H. Tsai, and W.-T. Cheng, “Improved Weight Assignment for Logic Switching Activity during At-Speed Test Pattern Generation,” Proc. 15th Asia and South Pacific Design Automation Conf., pp. 493-498, 2010.
[26] S. Dasgupta, R.G. Walther, T.W. Williams, and E.B. Eichelberger, “An Enhancement to LSSD and Some Applications of LSSD in Reliability, Availability and Serviceability,” Proc. 11th Fault-Tolerant Computing Symp., pp. 880-885, 1981.
[27] J. Savir and S. Patil, “Scan-Based Transition Test,” IEEE Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 8, pp. 1232-1241, Aug. 1993.
[28] J. Savir and S. Patil, “Broad-Side Delay Test,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 8, pp. 1057-1064, Aug. 1994.
[29] I. Pomeranz and S.M. Reddy, “Generation of Functional Broadside Tests for Transition Faults,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 2207-2218, Oct. 2006.
[30] I. Pomeranz and S.M. Reddy, “Switching Activity as a Test Compaction Heuristic for Transition Faults,” IEEE Trans. VLSI Systems, vol. 18, no. 9, pp. 1357-1361, Sept. 2010.
[31] I. Pomeranz and S.M. Reddy, “On Reset Based Functional Broadside Tests,” Proc. Conf. Design Automation and Test in Europe, pp. 1438-1443, 2010.
[32] I. Pomeranz and S.M. Reddy, “Path Selection for Transition Path Delay Faults,” IEEE Trans. VLSI Systems, vol. 18, no. 3, pp. 401-409, Mar. 2010.
23 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool