The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - Jan. (2013 vol.62)
pp: 74-82
Andrea Bianco , Politecnico di Torino, Torino
Paolo Giaccone , Politecnico di Torino, Torino
Guido Masera , Politecnico di Torino, Torino
Marco Ricca , Politecnico di Torino, Torino
ABSTRACT
We consider an N\times N Input-Queued (IQ) switch with a crossbar-based switching fabric implemented on a single chip. The power consumption produced by the crossbar chip, due to the data transfer, grows as N R^3, where R is the maximum bit rate. Thus, at increasing bit rate, power dissipation is becoming more and more challenging, limiting the crossbar scalability for high-performance switches. We propose to exploit Dynamic Voltage and Frequency Scaling (DVFS) techniques to control packet transmissions through each crosspoint of the switching fabric. Our power control operates independently of the packet scheduler and exploits the knowledge of a traffic matrix obtained by online measurements. We propose a family of control algorithms to reduce the power consumption. The algorithms are particularly efficient in nonoverloaded conditions. The actual potential of the proposed approach is also evaluated on a real design case synthesized on a 90 nm CMOS technology.
INDEX TERMS
Power control, Power demand, CMOS integrated circuits, Switches, Scheduling algorithm, Fabrics, Bit rate, dynamic voltage frequency scaling, Input-queued switch, power control
CITATION
Andrea Bianco, Paolo Giaccone, Guido Masera, Marco Ricca, "Power Control for Crossbar-Based Input-Queued Switches", IEEE Transactions on Computers, vol.62, no. 1, pp. 74-82, Jan. 2013, doi:10.1109/TC.2011.220
REFERENCES
[1] B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, “The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling,” IEEE Trans. Very Large Scale Integration Systems, vol. 13, no. 11, pp. 1239-1252, Nov. 2005.
[2] F. Hameed, M. Faruque, and J. Henkel, “Dynamic Thermal Management in 3D Multi-Core Architecture through Run-Time Adaptation,” Proc. Design, Automation and Test in Europe (DATE), 2011.
[3] https://research.sprintlabs.com/packstat packetoverview.php, 2011.
[4] M. Flynn and P. Hung, “Microprocessor Design Issues: Thoughts on the Road Ahead,” IEEE, Micro, vol. 25, no. 3, pp. 16-31, May/June 2005.
[5] T. Kolpe, A. Zhai, and S. Sapatnekar, “Enabling Improved Power Management in Multicore Processors through Clustered DVFS,” Proc. Design, Automation and Test in Europe (DATE), 2011.
[6] H.J. Chao and B. Liu, High Performance Switches and Routers. Wiley, 2007.
[7] C.-S. Chang, W.-J. Chen, and H.-Y. Huang, “Birkhoff-von Neumann Input Buffered Crossbar Switches,” Proc. IEEE INFOCOM, vol. 3, pp. 1614-1623, Mar. 2000.
[8] S. Boyd and L. Vandenberghe, Convex Optimization, Cambridge Univ. Press, 2004.
[9] T. Wu, C.-Y. Tsui, and M. Hamdi, “A 2Gb/s 256 x 256 CMOS Crossbar Switch Fabric Core Design Using Pipelined MUX,” Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), May 2002.
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool