This Article 
 Bibliographic References 
 Add to: 
Cost Effective Protection Techniques for TCAM Memory Arrays
Dec. 2012 (vol. 61 no. 12)
pp. 1778-1788
Isidoros Sideris, National Technical University of Athens, Athens
Kiamal Pekmestzi, National Technical University of Athens, Athens
This paper presents low cost techniques for error detection and correction in Ternary Content Addressable Memories (TCAMs). The techniques exploit the inherent redundancy of TCAM cells to allow for protection at lower cost. A fault detection technique with the cost of parity but with about the half probability of silent data corruption is proposed. This technique is then applied at both horizontal and vertical dimensions of the TCAM array, and a low cost error correction scheme is derived. Last, another error correction scheme is proposed, which employs a SECDED ECC of the half complexity, by making use of the TCAM redundancy, without compromising single bit error correction. The proposed schemes come with minimal area, power, and critical path overheads, in comparison with standard schemes, and they are good alternatives for TCAM arrays protection.
Index Terms:
Fault detection,Error correction,Random access memory,Error correction codes,Circuit faults,Computer aided manufacturing,Redundancy,Energy efficiency,Energy management,error correction,TCAM,reliability,fault detection
Isidoros Sideris, Kiamal Pekmestzi, "Cost Effective Protection Techniques for TCAM Memory Arrays," IEEE Transactions on Computers, vol. 61, no. 12, pp. 1778-1788, Dec. 2012, doi:10.1109/TC.2011.201
Usage of this product signifies your acceptance of the Terms of Use.