The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.12 - Dec. (2012 vol.61)
pp: 1697-1710
Kshitij Sudan , University of Utah, Salt Lake City
Karthick Rajamani , IBM Austin Research Lab, Austin
Wei Huang , IBM Austin Research Lab, Austin
John B. Carter , IBM Austin Research Lab, Austin
ABSTRACT
Moore's Law improvement in transistor density is driving a rapid increase in the number of cores per processor. DRAM device capacity and energy efficiency are increasing at a slower pace, so the importance of DRAM power is increasing. This problem presents system designers with two nominal options when designing future systems: 1) decrease off-chip memory capacity and bandwidth per core or 2) increase the fraction of system power allocated to main memory. Reducing capacity and bandwidth leads to imbalanced systems with poor processor utilization for noncache-resident applications, so designers have chosen to increase DRAM power budget. This choice has been viable to date, but is fast running into a memory power wall. To address the looming memory power wall problem, we propose a novel iso-power tiered memory architecture that supports 2-3X more memory capacity for the same power budget as traditional designs by aggressively exploiting low-power DRAM modes. We employ two "tiers” of DRAM, a "hot” tier with active DRAM and a "cold” tier in which DRAM is placed in self-refresh mode. The DRAM capacity of each tier is adjusted dynamically based on aggregate workload requirements and the most frequently accessed data are migrated to the "hot” tier. This design allows larger memory capacities at a fixed power budget while mitigating the performance impact of using low-power DRAM modes. We target our solution at server consolidation scenarios where physical memory capacity is typically the primary factor limiting the number of virtual machines a server can support. Using iso-power tiered memory, we can run 3 {\times} as many virtual machines, achieving a 250 percent improvement in average aggregate performance, compared to a conventional memory design with the same power budget.
INDEX TERMS
Energy efficiency, Energy management, Power system management, Memory management, DRAM chips, Virtual machines, DRAM data allocation, Memory power management, memory power wall, DRAM memory systems, DRAM low power modes, virtual machine consolidation
CITATION
Kshitij Sudan, Karthick Rajamani, Wei Huang, John B. Carter, "Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall", IEEE Transactions on Computers, vol.61, no. 12, pp. 1697-1710, Dec. 2012, doi:10.1109/TC.2012.119
REFERENCES
[1] Micron DDR3 SDRAM Part MT41J512M4, http://download. micron.com/pdf/datasheets/ dram/ddr32Gb_DDR3_SDRAM. pdf, 2006.
[2] EPA Report to Congress on Server and Data Center Energy Efficiency, Aug. 2007.
[3] J. Ahn, J. Leverich, R.S. Schreiber, and N. Jouppi, "Multicore DIMM: An Energy Efficient Memory Module with Independently Controlled DRAMs," IEEE Computer Architecture Letters, vol. 8, no. 1, pp. 5-8, Jan. 2008.
[4] A. Badem and V. Pai, "SSDAlloc: Hybrid SSD/RAM Memory Management Made Easy," Proc. Eighth USENIX Conf. Networked Systems Design and Implementation (NSDI), 2011.
[5] C. Benia et al., "The PARSEC Benchmark Suite: Characterization and Architectural Implications," technical report, Dept. of Computer Science, Princeton Univ., 2008.
[6] P.J. Bohrer, J.L. Peterson, E.N. Elnozahy, R. Rajamony, A. Gheith, R.L. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R.O. Simpson, E. Speight, K. Sudeep, E.V. Hensbergen, and L. Zhang, "Mambo: A Full System Simulator for the PowerPC Architecture," SIGMETRICS Performance Evaluation Rev., vol. 31, no. 4, pp. 8-12, 2004.
[7] J.B. Carter and K. Rajamani, "Designing Energy-Efficient Servers and Data Centers," Computer, vol. 43, no. 7, pp. 76-78, July 2010.
[8] X. Dong, N. Muralimanohar, N. Jouppi, R. Kaufmann, and Y. Xie, "Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead in Future Exascale Systems," Proc. Conf. High Performance Computing Networking, Storage and Analysis (SC), 2009.
[9] X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen, "Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement," Proc. 45th Ann. Design Automation Conf. (DAC), 2008.
[10] M. Ekman and P. Stenström, "A Case for Multi-Level Main Memory," Proc. Workshop Memory Performance Issues: In Conjunction with the 31st Int'l Symp. Computer Architecture (WMPI), 2004.
[11] M. Ekman and P. Stenström, "A Cost-Effective Main Memory Organization for Future Servers," Proc. IEEE Int'l Parallel and Distributed Symp. (IPDPS), 2005.
[12] D. Gupta, S. Lee, M. Vrable, S. Savage, A.C. Snoeren, G. Varghese, G.M. Voelker, and A. Vahdat, "Difference Engine: Harnessing Memory Redundancy in Virtual Machines," Proc. Eighth USENIX Conf. Operating Systems Design and Implementation (OSDI), 2008.
[13] H. Hanson and K. Rajamani, "What Computer Architects Need to Know about Memory Throttling," Proc. WEED Conf., 2010.
[14] J.L. Henning, "SPEC CPU2006 Benchmark Descriptions," ACM SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1-17, 2006.
[15] H. Huang, P. Pillai, and K.G. Shin, "Design and Implementation of Power-Aware Virtual Memory," Proc. Ann. Conf. Usenix Ann. Technical Conf., 2003.
[16] H. Huang, K. Shin, C. Lefurgy, and T. Keller, "Improving Energy Efficiency by Making DRAM Less Randomly Accessed," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED), 2005.
[17] H. Huang, K. Shin, C. Lefurgy, K. Rajamani, T. Keller, E. Hensbergen, and F. Rawson, "Software-Hardware Cooperative Power Management for Main Memory," Proc. Int'l Conf. Power-Aware Computer Systems, 2005.
[18] B. Jacob, S.W. Ng, and D.T. Wang, Memory Systems: Cache, DRAM, Disk. Elsevier, 2008.
[19] J.W. Jang, M. Jeon, H.S. Kim, H. Jo, J.S. Kim, and S. Maeng, "Energy Reduction in Consolidated Servers through Memory-Aware Virtual Machine Scheduling," IEEE Trans. Computers, vol. 60, no. 4, pp. 552-564, Apr. 2011.
[20] JEDEC, JESD79: Double Data Rate (DDR) SDRAM Specification, JEDEC Solid State Technology Assoc., Virginia, USA, 2003.
[21] C. Kozyrakis, "Memory Management beyond Free()," Proc. Int'l Symp. Memory Management (ISMM '11), 2011.
[22] C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid, "Server Engineering Insights for Large-Scale Online Services," IEEE Micro, vol. 30, no. 4, pp. 8-19, July/Aug. 2010.
[23] A. Lebeck, X. Fan, H. Zeng, and C. Ellis, "Power Aware Page Allocation," Proc. Ninth Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2000.
[24] S. Liu, K. Pattabiraman, T. Moscibroda, and B.G. Zorn, "Flicker: Saving Refresh-Power in Mobile Devices through Critical Data Partitioning," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2011.
[25] D.G. Murray, S. Hand, G. Milós, and M.A. Fetterman, "Satori: Enlightened Page Sharing," Proc. USENIX Ann. Technical Conf., 2009.
[26] L. Ramos, E. Gorbatov, and R. Bianchini, "Page Placement in Hybrid Memory Systems," Proc. Int'l Conf. Supercomputing (ICS '11), 2011.
[27] C.A. Waldspurger, "Memory Resource Management in vmware esx Server," Proc. Fifth Symp. Operating Systems Design and Implementation (OSDI), 2002.
[28] M. Ware, K. Rajamani, M. Floyd, B. Brock, J.C. Rubio, F. Rawson, and J.B. Carter, "Architecting for Power Management: The IBM POWER7 Approach," Proc. 16th IEEE Int'l Symp. High-Performance Computer Architecture (HPCA '10), Jan. 2010.
[29] D. Ye, A. Pavuluri, C.A. Waldspurger, B. Tsang, B. Rychlik, and S. Woo, "Prototyping a Hybrid Main Memory Using a Virtual Machine Monitor," Proc. Int'l Conf. Computer Design (ICCD), 2008.
[30] Y. Zhou, J. Philbin, and K. Li, "The Multi-Queue Replacement Algorithm for Second Level Buffer Caches," Proc. General Track: USENIX Ann. Technical Conf., 2001.
37 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool