|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Mustafa Altun, Marc D. Riedel, "Logic Synthesis for Switching Lattices," IEEE Transactions on Computers, vol. 61, no. 11, pp. 1588-1600, Nov., 2012. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.2011.170, author = {Mustafa Altun and Marc D. Riedel}, title = {Logic Synthesis for Switching Lattices}, journal ={IEEE Transactions on Computers}, volume = {61}, number = {11}, issn = {0018-9340}, year = {2012}, pages = {1588-1600}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2011.170}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Logic Synthesis for Switching Lattices IS - 11 SN - 0018-9340 SP1588 EP1600 EPD - 1588-1600 A1 - Mustafa Altun, A1 - Marc D. Riedel, PY - 2012 KW - Lattices KW - Boolean functions KW - Switches KW - Voltage control KW - Algorithm design and analysis KW - CMOS integrated circuits KW - lattices KW - Lattices KW - Boolean functions KW - Switches KW - Voltage control KW - Algorithm design and analysis KW - CMOS integrated circuits KW - nanowire crossbar arrays KW - Boolean functions KW - switching circuits VL - 61 JA - IEEE Transactions on Computers ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2011.170
This paper studies the implementation of Boolean functions by lattices of four-terminal switches. Each switch is controlled by a Boolean literal. If the literal takes the value 1, the corresponding switch is connected to its four neighbors; else it is not connected. A Boolean function is implemented in terms of connectivity across the lattice: it evaluates to 1 iff there exists a connected path between two opposing edges of the lattice. The paper addresses the following synthesis problem: how should one assign literals to switches in a lattice in order to implement a given target Boolean function? The goal is to minimize the lattice size, measured in terms of the number of switches. An efficient algorithm for this task is presented—one that does not exhaustively enumerate paths but rather exploits the concept of Boolean function duality. The algorithm produces lattices with a size that grows linearly with the number of products of the target Boolean function in ISOP form. It runs in time that grows polynomially. Synthesis trials are performed on standard benchmark circuits. The synthesis results are compared to a lower-bound calculation on the lattice size.
Index Terms:
Lattices,Boolean functions,Switches,Voltage control,Algorithm design and analysis,CMOS integrated circuits,lattices,Lattices,Boolean functions,Switches,Voltage control,Algorithm design and analysis,CMOS integrated circuits,nanowire crossbar arrays,Boolean functions,switching circuits
Citation:
Mustafa Altun, Marc D. Riedel, "Logic Synthesis for Switching Lattices," IEEE Transactions on Computers, vol. 61, no. 11, pp. 1588-1600, Nov. 2012, doi:10.1109/TC.2011.170
Usage of this product signifies your acceptance of the Terms of Use.

