The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.11 - Nov. (2012 vol.61)
pp: 1576-1587
Jin-Fu Li , Dept. of Electr. Eng., Nat. Central Univ., Jhongli, Taiwan
ABSTRACT
Ternary content addressable memory (TCAM) is a key component in various digital systems due to its fast lookup operation. Symmetric and asymmetric TCAM cells are two widely used cells for implementing a TCAM array. This paper presents several comparison fault models of TCAMs with asymmetric cells based on electrical defects. Some new comparison faults which do not exist in a TCAM with symmetric cells are found. One march-like test algorithm TAC-H is also proposed to cover the defined comparison faults. The TAC-H consists of 8N Write operations and (3N + 2B) Compare operations for an N × B-bit TCAM with Hit output only. We also propose two march-like diagnosis algorithms to identify the defined comparison faults of TCAMs with asymmetric cells. The first diagnosis algorithm DAC-H requires 5N Write operations, 3N Erase operations, and (5N + 2B) Compare operations to distinguish 100 percent comparison faults for a TCAM with Hit output only. The second diagnosis algorithm DAC-P requires 3N Write operations, 1N Erase operations, and (5N + 2B) Compare operations to distinguish 100 percent comparison faults for a TCAM with Hit and priority address encoder outputs.
INDEX TERMS
table lookup, content-addressable storage, fault diagnosis, erase operation, ternary content addressable memory, digital system, lookup operation, asymmetric TCAM cell, TCAM array, fault model, electrical defect, march-like test algorithm, write operation, march-like diagnosis algorithm, Fault detection, Memory management, Content management, ternary CAM, comparison fault, march test, Memory testing, diagnosis, content addressable memory (CAM)
CITATION
Jin-Fu Li, "Testing and Diagnosing Comparison Faults of TCAMs with Asymmetric Cells", IEEE Transactions on Computers, vol.61, no. 11, pp. 1576-1587, Nov. 2012, doi:10.1109/TC.2011.196
REFERENCES
[1] V. Ravikumar, R.N. Mahapatra, and L.N. Bhuyan, “EaseCAM: An Energy and Storage Efficient TCAM-based Router Architecture for IP Lookup,” IEEE Trans. Computers, vol. 54, no. 5, pp. 521-533, May 2005.
[2] M.-J. Akhbarizadeh, M. Nourani, and C.D. Cantrell, “Prefix Segregation Scheme for a TCAM-Based IP Forwarding Engine,” IEEE Micro, vol. 25, no. 4, pp. 48-63, Aug. 2005.
[3] H. Che, Z. Wang, K. Zheng, and B. Liu, “DRES: Dynamic Range Encoding Scheme for TCAM Coprocessors,” IEEE Trans. Computers, vol. 57, no. 6, pp. 1-14, June 2008.
[4] P. Mazumder, J.H. Patel, and W.K. Fuchs, “Methodologies for Testing Embedded Content Addressable Memories,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 1, pp. 11-20, Jan. 1988.
[5] W.K. Al-Assadi, A.P. Jayasumana, and Y.K. Malaiya, “On Fault Modeling and Testing of Content-Addressable Memories,” Proc. IEEE Int'l Workshop Memory Technology, Design and Testing (MTDT), pp. 78-81, 1994.
[6] Y.S. Kang, J.C. Lee, and S. Kang, “Parallel BIST Architecture for CAMs,” Electronics Letters, vol. 33, no. 1, pp. 30-31, Jan. 1997.
[7] P.R. Sidorowicz and J.A. Brzozowski, “An Approach to Modeling and Testing Memories and Its Application to CAMs,” Proc. IEEE VLSI Test Symp. (VTS), pp. 411-416, Apr. 1998.
[8] K.-J. Lin and C.-W. Wu, “Testing Content-Addressable Memories Using Functional Fault Models and March-Like Algorithms,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 5, pp. 577-588, May 2000.
[9] J. Zhao, S. Irrinki, M. Puri, and F. Lombardi, “Testing SRAM-Based Content Addressable Memories,” IEEE Trans. Computers, vol. 49, no. 10, pp. 1054-1063, Oct. 2000.
[10] J.-F. Li, R.-S. Tzeng, and C.-W. Wu, “Testing and Diagnosis Methodologies for Embedded Content Addressable Memories,” J. Electronic Testing: Theory and Applications, vol. 19, no. 2, pp. 207-215, Apr. 2003.
[11] X. Du, S.M. Reddy, J. Rayhawk, and W.-T. Cheng, “Testing Delay Faults in Embedded CAMs,” Proc. 12th Asian Test Symp. (ATS), pp. 378-383, 2003.
[12] J.-F. Li, “Testing Priority Address Encoder Faults in Content Addressable Memories,” Proc. IEEE Int'l Test Conf. (ITC), pp. 1-8, Nov. 2005.
[13] S. Gupta and R. Gibson, “Methods and Circuitry for Built-in Self-Testing of Content Addressable Memories,” US Patent No. 6609222 B1,Washington, D.C., Aug. 2003.
[14] D. Wright and M. Sachdev, “Transistor-Level Fault Analysis and Test Algorithm Development for Ternary Dynamic Content Addressable Memories,” Proc. Int'l Test Conf. (ITC), pp. 39-47, Sept. 2003.
[15] N. Mohan, W. Fung, D. Wright, and M. Sachdev, “Design Techniques and Test Methodology for Low-Power TCAMs,” IEEE Trans. VLSI Systems, vol. 14, no. 6, pp. 573-586, June 2006.
[16] K.-J. Lee, C. Kim, S. Kim, U.-R. Cho, and H.-G. Byun, “Modeling and Testing of Faults in TCAMs,” Proc. Asian Simulation Conf. (AsianSim), pp. 521-528, Oct. 2004.
[17] J.-F. Li, “Testing Comparison Faults of Ternary CAMs Based on Comparison Faults of Binary CAMs,” Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), pp. 65-70, Jan. 2005.
[18] J.-F. Li, “Testing Ternary Content Addressable Memories Using March-Like Tests,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 5, pp. 919-931, May 2007.
[19] Y.-J. Huang and J.-F. Li, “Testing Ternary Content Addressable Memories with Active Neighborhood Pattern Sensitive Faults,” IET Computers and Digital Technqiues, vol. 1, no. 3, pp. 246-255, May 2007.
[20] J.-F. Li, “Testing Comparison Faults of Ternary Content Addressable Memories with Asymmetric Cells,” Proc. 16th Asian Test Symp. (ATS '07), pp. 495-500, Oct. 2007.
[21] J.-F. Li, “Testing Comparison and Delay Faults of TCAMs with Asymmetric Cells,” IEEE Trans. VLSI Systems, vol. 18, no. 6, pp. 912-920, June 2010.
[22] J.-F. Li, Y.-J. Huang, and Y.-J. Hu, “Testing Random Defect and Process Variation Induced Comparison Faults of TCAMs with Asymmetric Cells,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 11, pp. 1843-1847, Nov. 2010.
[23] Y.-J. Hu, Y.-J. Huang, and J.-F. Li, “Modeling and Testing Comparison Faults of TCAMs with Asymmetric Cells,” Proc. IEEE 27th VLSI Test Symp. (VTS '09), pp. 15-20, May 2009.
[24] I. Arsovski, T. Chandler, and A. Sheikholeslami, “A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme,” IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
[25] N. Mohan and M. Sachdev, “Low-Capacitance and Charge-Shared Match Lines for Low-Energy High-Performance TCAMs,” IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2054-2060, Sept. 2007.
[26] B. Agrawal and T. Sherwood, “Ternary CAM Power and Delay Model: Extensions and Uses,” IEEE Trans. VLSI Systems, vol. 16, no. 5, pp. 554-564, May 2008.
[27] W.R. Davis, E.C. Oh, A.M. Sule, and P.D. Franzon, “Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies,” IEEE Trans. VLSI Systems, vol. 17, no. 4, pp. 496-506, Apr. 2009.
[28] S. Hanzawa, T. Sakata, K. Kajigaya, R. Takemura, and T. Kawahara, “A Large-Scale and Low-Power CAM Architecture Featuring a One-Hot-Spot Block Code for IP-Address Lookup in a Network Router,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 853-861, Apr. 2005.
[29] Y.-J. Chang, “Don't Care Gating (DCG) TCAM Design Used in Network Routing Table,” IEEE Trans. VLSI Systems, vol. 18, no. 11, pp. 1599-1607, Nov. 2010.
[30] S.K. Maurya and L.T. Clark, “A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing,” IEEE Trans. VLSI Systems, vol. 19, no. 6, pp. 963-972, June 2011.
[31] S.R. Ramirez-Chavez, “Encoding Don't Cares in Static and Dynamic Content Addressable Memories,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 8, pp. 575-578, Aug. 1992.
[32] Z. Al-Ars and A.J. van de Goor, “Static and Dynamic Behavior of Memory Cell Array Spot Defects in Embedded DRAMs,” IEEE Trans. Computers, vol. 52, no. 3, pp. 293-309, Mar. 2003.
[33] J.-F. Li, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, “March-Based RAM Diagnosis Algorithms for Stuck-at and Coupling Faults,” Proc. Int'l Test Conf. (ITC), pp. 758-767, Oct. 2001.
18 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool