This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging
Nov. 2012 (vol. 61 no. 11)
pp. 1563-1575
Ho Fai Ko, McMaster University, Hamilton
Nicola Nicolici, McMaster University, Hamilton
On-chip trigger units are employed for detecting events of interest during post-silicon validation and debugging. Their implementation constrains the trigger conditions that can be programmed at runtime. It is often the case that some trigger events of interest, which were not accounted for during design time, cannot be detected due to the constraints imposed by the hardware implementation of the trigger units. To address this issue, we present architectural features that can be included into the trigger units and discuss the algorithmic approach for automatically mapping trigger conditions onto the trigger units.
Index Terms:
Registers,Monitoring,Real time systems,Runtime,Debugging,Detectors,Data acquisition,Post-silicon validation and debugging,Registers,Monitoring,Real time systems,Runtime,Debugging,Detectors,Data acquisition,trigger conditions,Registers,Monitoring,Real time systems,Runtime,Debugging,Detectors,Data acquisition,trigger units
Citation:
Ho Fai Ko, Nicola Nicolici, "Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging," IEEE Transactions on Computers, vol. 61, no. 11, pp. 1563-1575, Nov. 2012, doi:10.1109/TC.2011.192
Usage of this product signifies your acceptance of the Terms of Use.