The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.11 - Nov. (2012 vol.61)
pp: 1563-1575
Ho Fai Ko , McMaster University, Hamilton
Nicola Nicolici , McMaster University, Hamilton
ABSTRACT
On-chip trigger units are employed for detecting events of interest during post-silicon validation and debugging. Their implementation constrains the trigger conditions that can be programmed at runtime. It is often the case that some trigger events of interest, which were not accounted for during design time, cannot be detected due to the constraints imposed by the hardware implementation of the trigger units. To address this issue, we present architectural features that can be included into the trigger units and discuss the algorithmic approach for automatically mapping trigger conditions onto the trigger units.
INDEX TERMS
Registers, Monitoring, Real time systems, Runtime, Debugging, Detectors, Data acquisition, Post-silicon validation and debugging, Registers, Monitoring, Real time systems, Runtime, Debugging, Detectors, Data acquisition, trigger conditions, Registers, Monitoring, Real time systems, Runtime, Debugging, Detectors, Data acquisition, trigger units
CITATION
Ho Fai Ko, Nicola Nicolici, "Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging", IEEE Transactions on Computers, vol.61, no. 11, pp. 1563-1575, Nov. 2012, doi:10.1109/TC.2011.192
REFERENCES
[1] H.F. Ko and N. Nicolici, “On Automated Trigger Event Generation in Post-Silicon Validation,” Proc. IEEE/ACM Design, Automation and Test in Europe, pp. 256-259, 2008.
[2] H.F. Ko and N. Nicolici, “Resource-Efficient Programmable Trigger Units for Post-Silicon Validation,” Proc. IEEE European Test Symp., pp. 17-22, 2009.
[3] J. Bergeron, Writing Testbenches: Functional Verification of HDL Models, second ed. Springer-Verlag, 2003.
[4] T. Kropf, Introduction to Formal Hardware Verification. Springer-Verlag, 2000.
[5] B. Vermeulen and S.K. Goel, “Design for Debug: Catching Design Errors in Digital Chips,” IEEE Design and Test of Computers, vol. 19, no. 3, pp. 35-43, May 2002.
[6] M. Abramovici, “In-System Silicon Validation and Debug,” IEEE Design and Test of Computers, vol. 25, no. 3, pp. 216-223, May/June 2008.
[7] B. Vermeulen, “Functional Debug Techniques for Embedded Systems,” IEEE Design and Test of Computers, vol. 25, no. 3, pp. 208-215, May/June 2008.
[8] B. Vermeulen, T. Waayers, and S. Goel, “Core-Based Scan Architecture for Silicon Debug,” Proc. IEEE Int'l Test Conf., pp. 638-647, Oct. 2002.
[9] M. Abramovici, P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, and D. Miller, “A Reconfigurable Design-for-Debug Infrastructure for SoCs,” Proc. IEEE/ACM Design Automation Conf., pp. 7-12, 2006.
[10] E. Anis and N. Nicolici, “On Using Lossless Compression of Debug Data in Embedded Logic Analysis,” Proc. IEEE Int'l Test Conf., 2007.
[11] H.F. Ko and N. Nicolici, “Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation,” Proc. IEEE/ACM Design, Automation and Test in Europe, pp. 1298-1303, 2008.
[12] K. Morris, “On-Chip Debugging - Built-In Logic Analyzers on Your FPGA,” J. FPGA and Structured ASIC, vol. 2, no. 3, Jan. 2004.
[13] E. Anis and N. Nicolici, “Low Cost Debug Architecture Using Lossy Compression for Silicon Debug,” Proc. IEEE/ACM Conf. Design, Automation and Test in Europe, pp. 225-230, 2007.
[14] E.A. Daoud and N. Nicolici, “Real-Time Lossless Compression for Silicon Debug,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 9, pp. 1387-1400, Sept. 2009.
[15] Y.-C. Hsu, F. Tsai, W. Jong, and Y.-T. Chang, “Visibility Enhancement for Silicon Debug,” Proc. IEEE/ACM Design Automation Conf., pp. 13-18, 2006.
[16] H.F. Ko and N. Nicolici, “Algorithms for State Restoration and Trace Signals Selection for Data Acquisition in Silicon Debug,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 2, pp. 285-297, Feb. 2009.
[17] H.F. Ko, A.B. Kinsman, and N. Nicolici, “Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs,” Proc. IEEE Int'l Test Conf., 2008.
[18] B. Vermeulen, M.Z. Urfianto, and S.K. Goel, “Automatic Generation of Breakpoint Hardware for Silicon Debug,” Proc. IEEE/ACM Design Automation Conf., pp. 514-517, 2004.
[19] Altera Verification Tool, “SignalTap II Embedded Logic Analyzer,” http:/www.altera.com, 2009.
[20] Xilinx Verification Tool, “ChipScope Pro,” http:/www.xilinx. com, 2009.
[21] M. Boule, J.-S. Chenard, and Z. Zilic, “Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis,” Proc. IEEE Int'l Symp. Quality Electronic Design, pp. 613-620, 2007.
[22] I. Wagner, V. Bertacco, and T. Austin, “Shielding against Design Flaws with Field Repairable Control Logic,” Proc. IEEE/ACM Design Automation Conf., pp. 344-347, 2006.
[23] I. Wagner and V. Bertacco, “Engineering Trust with Semantic Guardians,” Proc. IEEE/ACM Design, Automation and Test in Europe Conf., pp. 1-6, 2007.
[24] R. Leatherman and N. Stollon, “An Embedding Debugging Architecture for SOCs,” IEEE Potentials, vol. 24, no. 1, pp. 12-16, Feb./Mar. 2005.
[25] IEEE JTAG 1149.1-2001 Std., IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Computer Soc., 2001.
[26] S. Sarangi, S. Narayanasamy, B. Carneal, A. Tiwari, B. Calder, and J. Torrellas, “Patching Processor Design Errors with Programmable Hardware,” IEEE Micro, Special Issue: Micro's Top Picks from Computer Architecture Conf., vol. 27, no. 1, pp. 12-25, Jan./Feb. 2007.
[27] A. Sabharwal, C. Ansotegui, C.P. Gomes, J.W. Hart, and B. Selman, “QBF Modeling: Exploiting Player Symmetry for Simplicity and Efficiency,” Proc. Ninth Int'l Conf. Theory and Applications of Satisfiability Testing (SAT), 2006.
[28] S. Sarangi, B. Greskamp, and J. Torrellas, “CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging,” Proc. Int'l Conf. Dependable Systems and Networks, pp. 301-312, June 2006.
[29] G.D. Micheli, Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.
[30] Synopsys Synthesis Tools, “Design Compiler,” http:/www. synopsys.com, 2003.
32 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool