
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Miaoqing Huang, Vikram K. Narayana, Mohamed Bakhouya, Jaafar Gaber, Tarek ElGhazawi, "Efficient Mapping of Task Graphs onto Reconfigurable Hardware Using Architectural Variants," IEEE Transactions on Computers, vol. 61, no. 9, pp. 13541360, Sept., 2012.  
BibTex  x  
@article{ 10.1109/TC.2011.153, author = {Miaoqing Huang and Vikram K. Narayana and Mohamed Bakhouya and Jaafar Gaber and Tarek ElGhazawi}, title = {Efficient Mapping of Task Graphs onto Reconfigurable Hardware Using Architectural Variants}, journal ={IEEE Transactions on Computers}, volume = {61}, number = {9}, issn = {00189340}, year = {2012}, pages = {13541360}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2011.153}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Efficient Mapping of Task Graphs onto Reconfigurable Hardware Using Architectural Variants IS  9 SN  00189340 SP1354 EP1360 EPD  13541360 A1  Miaoqing Huang, A1  Vikram K. Narayana, A1  Mohamed Bakhouya, A1  Jaafar Gaber, A1  Tarek ElGhazawi, PY  2012 KW  Hardware task mapping KW  genetic algorithm KW  reconfigurable computing. VL  61 JA  IEEE Transactions on Computers ER   
[1] T. ElGhazawi, E. ElAraby, M. Huang, K. Gaj, V. Kindratenko, and D. Buell, “The Promise of HighPerformance Reconfigurable Computing,” Computer, vol. 41, no. 2, pp. 7885, Feb. 2008.
[2] P. Saha, E. ElAraby, M. Huang, M. Taher, S. LopezBuedo, T. ElGhazawi, C. Shu, K. Gaj, A. Michalski, and D. Buell, “Portable Library Development for Reconfigurable Computing Systems: A case Study,” Parallel Computing, vol. 34, nos. 4/5, pp. 245260, May 2008.
[3] M. Huang, V.K. Narayana, H. Simmler, O. Serres, and T. ElGhazawi, “Reconfiguration and CommunicationAware Task Scheduling for HighPerformance Reconfigurable Computing,” ACM Trans. Reconfigurable Technology and Systems, vol. 3, no. 4, pp. 20:120:25, Nov. 2010.
[4] M. Huang, V.K. Narayana, and T. ElGhazawi, “Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants,” Proc. IEEE 17th Ann. Symp. FieldProgrammable Custom Computing Machines (FCCM '09), pp. 247250, Apr. 2009.
[5] W. Fu and K. Compton, “An Execution Environment for Reconfigurable Computing,” Proc. IEEE 13th Ann. Symp. FieldProgrammable Custom Computing Machines (FCCM '05), pp. 149158, Apr. 2005.
[6] T. Lee, J. Henkel, and W. Wolf, “Dynamic Runtime ReScheduling Allowing Multiple Implementations of a Task for PlatformBased Designs,” Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE '02), pp. 296301, Mar. 2002.
[7] S. Banerjee, E. Bozorgzadeh, and N. Dutt, “Exploiting Application DataParallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations,” IEEE Trans. Very Large Scale Integration Systems, vol. 17, no. 2, pp. 234247, Feb. 2009.
[8] J. Wang and S.M. Loo, “Case Study of Finite Resource Optimization in FPGA Using Genetic Algorithm,” GEC '09: Proc. First ACM/SIGEVO Summit on Genetic and Evolutionary Computation, pp. 989992, 2009.
[9] Y. Qu, J.P. Soininen, and J. Nurmi, “A Genetic Algorithm for Scheduling Tasks onto Dynamically Reconfigurable Hardware,” Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '07), pp. 161164, 2007.
[10] B. Mei, P. Schaumont, and S. Vernalde, “A HardwareSoftware Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems,” Proc. 11th ProRISC Workshop Circuits, Systems and Signal Processing, Nov. 2000.
[11] W. Banzhaf, P. Nordin, R.E. Keller, and F.D. Francone, Genetic Programming: An Introduction on the Automatic Evolution of Computer Programs and Its Applications. Morgan Kaufmann, 1998.
[12] A.Y. Zomaya, R.C. Lee, and S. Olariu, “An Introduction to GeneticBased Scheduling in Parallel Processor Systems,” Solutions to Parallel and Distributed Computing Problems, ch. 5, pp. 111133, John Wiley and Sons, 2001.
[13] A.Y. Zomaya, C. Ward, and B. Macey, “Genetic Scheduling for Parallel Processor Systems: Comparative Studies and Performance Issues,” IEEE Trans. Parallel and Distributed Systems, vol. 10, no. 8, pp. 795812, Aug. 1999.
[14] B. Mei, P. Schaumont, and S. Vernalde, “A HardwareSoftware Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems,” Proc. ProRisc Workshop Circuits, Systems and Signal Processing, Nov. 2000.
[15] A. OrriolsPuig, K. Sastry, P.L. Lanzi, D.E. Goldberg, and E. BernadóMansilla, “Modeling Selection Pressure in XCS for Proportionate and Tournament Selection,” Proc. Ninth Ann. Conf. Genetic and Evolutionary Computation (GECCO '07), pp. 18461853, July 2007.
[16] G. Govindu, R. Scrofano, and V.K. Prasanna, “A Library of Parameterizable FloatingPoint Cores for FPGAs and their Application to Scientific Computing,” Proc. Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA '05), pp. 137145, June 2005.
[17] L. Zhuo and V.K. Prasanna, “Scalable and Modular Algorithms for FloatingPoint Matrix Multiplication on Reconfigurable Computing Systems,” IEEE Trans. Parallel Distributed Systems, vol. 18, no. 4, pp. 433448, Apr. 2007.
[18] A.J. Thakkar and A. Ejnioui, “Design and Implementation of Double Precision Floating Point Division and Square Root on FPGAs,” Proc. IEEE Aerospace, Mar. 2006.
[19] K.S. Hemmert and K.D. Underwood, “Open Source High Performance FloatingPoint Modules,” Proc. IEEE 14th Ann. Symp. FieldProgrammable Custom Computing Machines (FCCM '06), pp. 349350, Apr. 2006.
[20] A.A. Karatsuba and Y. Ofman, “Multiplication of ManyDigital Numbers by Automatic Computers,” Doklady Akad. Nauk SSSR, vol. 145, pp. 293294, 1962.
[21] O. Sinnen, L.A. Sousa, and F.E. Sandnes, “Toward a Realistic Task Scheduling Model,” IEEE Trans. Parallel Distributed Systems, vol. 17, no. 3, pp. 263275, Mar. 2006.
[22] A.Y. Zomaya and Y.H. Teh, “Observations on Using Genetic Algorithms for Dynamic LoadBalancing,” IEEE Trans. Parallel Distributed Systems, vol. 12, no. 9, pp. 899911, Sept. 2001.