The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - Sept. (2012 vol.61)
pp: 1231-1242
Alejandro Valero , U.P.V., Valencia
Salvador Petit , University Politecnica de Valencia, Valencia
Julio Sahuquillo , University Politecnica de Valencia, Valencia
Pedro López , University Politecnica de Valencia, Valencia
José Duato , University Politecnica de Valencia, Valencia
ABSTRACT
SRAM and DRAM have been the predominant technologies used to implement memory cells in computer systems, each one having its advantages and shortcomings. SRAM cells are faster and require no refresh since reads are not destructive. In contrast, DRAM cells provide higher density and minimal leakage energy since there are no paths within the cell from Vdd to ground. Recently, DRAM cells have been embedded in logic-based technology (eDRAM), thus overcoming the speed limit of typical DRAM cells. In this paper, we propose a hybrid n-bit macrocell that implements one SRAM cell and n-1 eDRAM cells. This cell is aimed at being used in an n-way set-associative first-level data cache. Architectural mechanisms (e.g., special writeback policies) have been devised to completely avoid refresh logic. Performance, energy, and area have been analyzed in detail. Experimental results show that using typical eDRAM capacitors, and compared to a conventional cache, a 4-way set-associative hybrid cache reduces both energy consumption and area up to 54 and 29 percent, respectively, while having negligible impact on performance (less than 2 percent).
INDEX TERMS
Retention time, static and dynamic energy, static and dynamic memory cells, way prediction.
CITATION
Alejandro Valero, Salvador Petit, Julio Sahuquillo, Pedro López, José Duato, "Design, Performance, and Energy Consumption of eDRAM/SRAM Macrocells for L1 Data Caches", IEEE Transactions on Computers, vol.61, no. 9, pp. 1231-1242, Sept. 2012, doi:10.1109/TC.2011.138
REFERENCES
[1] Semiconductor Industries Assoc. “International Technology Roadmap for Semiconductors,” http:/www.itrs.net/, 2007.
[2] Standard Performance Evaluation Corporation, http://www.spec. orgcpu2000, 2011.
[3] B. Calder, D. Grunwald, and J. Emer, “Predictive Sequential Associative Cache,” Proc. Second Int'l Symp. High-Performance Computer Architecture, pp. 244-253, 1996.
[4] K. Flautner, N.S. Kim, S. Martin, D. Blaauw, and T. Mudge, “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” Proc. 29th Ann. Int'l Symp. Computer Architecture, pp. 148-157, 2002.
[5] Z. Hu, P. Juang, P. Diodato, S. Kaxiras, K. Skadron, M. Martonosi, and D.W. Clark, “Managing Leakage for Transient Data: Decay and Quasi-Static 4T Memory Cells,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 52-55, 2002.
[6] K. Inoue, T. Ishihara, and K. Murakami, “Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 273-275, 1999.
[7] S. Kaxiras, Z. Hu, and M. Martonosi, “Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power,” Proc. 28th Ann. Int'l Symp. Computer Architecture, pp. 240-251, 2001.
[8] T. Kirihata, P. Parries, D.R. Hanson, H. Kim, J. Golz, G. Fredeman, R. Rajeevakumar, J. Griesemer, N. Robson, A. Cestero, B.A. Khan, G. Wang, M. Wordeman, and S.S. Iyer, “An 800-MHz Embedded DRAM with a Concurrent Refresh Mode,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1377-1387, June 2005.
[9] X. Liang, R. Canal, G.-Y. Wei, and D. Brooks, “Process Variation Tolerant 3T1D-Based Cache Architectures,” Proc. 40th Ann. IEEE/ACM Int'l Symp. Microarchitecture, pp. 15-26, 2007.
[10] R.E. Matick and S.E. Schuster, “Logic-Based eDRAM: Origins and Rationale for Use,” IBM J. Research and Development, vol. 49, no. 1, pp. 145-165, 2005.
[11] S. Petit, J. Sahuquillo, J.M. Such, and D. Kaeli, “Exploiting Temporal Locality in Drowsy Cache Policies,” Proc. Second Conf. Computing Frontiers, pp. 371-377, 2005.
[12] M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T.N. Vijaykumar, “Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 90-95, 2000.
[13] B. Sinharoy, R.N. Kalla, J.M. Tendler, R.J. Eickemeyer, and J.B. Joyner, “POWER5 System Microarchitecture,” IBM J. Research and Development, vol. 49, nos. 4/5, pp. 505-521, 2005.
[14] J.M. Tendler, J.S. Dodson, J.S. Fields, H. Le, and B. Sinharoy, “POWER4 System Microarchitecture,” IBM J. Research and Development, vol. 46, no. 1, pp. 5-25, 2002.
[15] S. Thoziyoor, J.H. Ahn, M. Monchiero, J.B. Brockman, and N.P. Jouppi, “A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies,” Proc. 35th Ann. Int'l Symp. Computer Architecture, pp. 51-62, 2008.
[16] S. Thoziyoor, N. Muralimanohar, J.H. Ahn, and N.P. Jouppi, “CACTI 5.1.,” technical report, Hewlett-Packard Laboratories, 2008.
[17] A. Valero, J. Sahuquillo, S. Petit, V. Lorente, R. Canal, P. López, and J. Duato, “An Hybrid eDRAM/SRAM Macrocell to Implement First-Level Data Caches,” Proc. 42nd Ann. IEEE/ACM Int'l Sympo. Microarchitecture, 2009.
[18] N.H.E. Weste, D. Harris, and A. Banerjee, CMOS VLSI Design: A Circuits and Systems Perspective. Pearson/Addison-Wesley, 2005.
[19] X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, “Hybrid Cache Architecture with Disparate Memory Technologies,” Proc. 36th Ann. Int'l Symp. Computer Architecture, pp. 34-45, 2009.
[20] Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan, “Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects,” technical report, Dept. of Computer Science, Univ. of Virginia 2003.
[21] W. Zhao and Y. Cao, “Predictive Technology Model for Nano-CMOS Design Exploration,” J. Emerging Technologies in Computing Systems, vol. 3, no. 1, pp. 1-17, 2007.
37 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool