The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - June (2012 vol.61)
pp: 905-910
Irith Pomeranz , Purdue University, West Lafayette
ABSTRACT
This paper describes a fast procedure for identifying undetectable transition faults under functional broadside tests. By using reachable states as scan-in states, functional broadside tests avoid overtesting that may occur when scan-based tests are used for detecting delay faults. The proposed procedure is based only on logic simulation, and does not perform test generation of any type. In one of its variations, the procedure uses logic simulation of fully unspecified primary input vectors starting from a known initial state in order to identify a superset of broadside tests that covers all the functional broadside tests. It then uses this superset to identify undetectable transition faults. The procedure identifies large numbers of undetectable transition faults in certain benchmark circuits.
INDEX TERMS
Functional broadside tests, overtesting, transition faults, undetectable faults.
CITATION
Irith Pomeranz, "Fast Identification of Undetectable Transition Faults under Functional Broadside Tests", IEEE Transactions on Computers, vol.61, no. 6, pp. 905-910, June 2012, doi:10.1109/TC.2011.111
REFERENCES
[1] V.D. Agrawal and S.T. Chakradhar, “Combinational ATPG Theorems for Identifying Untestable Faults in Sequential Circuits,” Proc. Third European Test Conf. (ETC), pp. 249-253, 1993.
[2] I. Pomeranz and S.M. Reddy, “On Identifying Undetectable and Redundant Faults in Synchronous Sequential Circuits,” Proc. IEEE 12th VLSI Test Symp., pp. 8-14, 1994.
[3] M.A. Iyer and M. Abramovici, “Sequentially Untestable Faults Identified without Search (Simple Implications Beat Exhaustive Search!),” Proc. Int'l Test Conf., pp. 259-266, 1994.
[4] M.A. Iyer, D.E. Long, and M. Abramovici, “Identifying Sequential Redundancies without Search,” Proc. 33rd Ann. Design Automation Conf. (DAC '96), pp. 259-266, 1996.
[5] X. Lin, I. Pomeranz, and S.M. Reddy, “On Finding Undetectable and Redundant Faults in Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD '98), 1998.
[6] Q. Peng, M. Abramovici, and J. Savir, “MUST: Multiple-Stem Analysis for Identifying Sequentially Untestable Faults,” Proc. Int'l Test Conf., pp. 839-846, 2000.
[7] J.-K. Zhao, J.A. Newquist, and J.H. Patel, “A Graph Traversal Based Framework for Sequential Logic Implication with an Application to C-Cycle Redundancy Identification,” Proc. 14th Int'l Conf. VLSI Design, pp. 163-169, 2001.
[8] G. Chen, S.M. Reddy, and I. Pomeranz, “Procedures for Identifying Untestable and Redundant Transition Faults in Synchronous Sequential Circuits,” Proc. 21st Int'l Conf. Computer Design, pp. 36-41, 2003.
[9] I. Pomeranz and S.M. Reddy, “Generation of Functional Broadside Tests for Transition Faults,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 2207-2218, Oct. 2006.
[10] J. Rearick, “Too Much Delay Fault Coverage is a Bad Thing,” Proc. Int'l Test Conf., pp. 624-633, 2001.
[11] J. Saxena, K.M. Butler, V.B. Jayaram, S. Kundu, N.V. Arvind, P. Sreeprakash, and M. Hachinger, “A Case Study of IR-Drop in Structured At-Speed Testing,” Proc. Int'l Test Conf., pp. 1098-1104, 2003.
[12] S. Sde-Paz and E. Salomon, “Frequency and Power Correlation Between at-Speed Scan and Functional Tests,” Proc. IEEE Int'l Test Conf. (ITC), pp. 1-9, 2008.
[13] J. Savir and S. Patil, “Broad-Side Delay Test,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 8, pp. 1057-1064, Aug. 1994.
[14] I. Pomeranz and S.M. Reddy, “On Reset Based Functional Broadside Tests,” Proc. Conf. Design, Automation and Test in Europe (DATE '10), pp. 1438-1443, Mar. 2010.
[15] D. Brand and V.S. Iyengar, “Identification of Redundant Delay Faults,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 5, pp. 553-565, May 1994.
[16] W.-T. Cheng, B. Benware, R. Guo, K.-H. Tsai, T. Kobayashi, K. Maruo, M. Nakao, Y. Fukui, and H. Otake, “Enhancing Transition Fault Model for Delay Defect Diagnosis” Proc. 17th Asian Test Symp. (ATS '08), pp. 179-184, 2008.
[17] I. Pomeranz and S.M. Reddy, “Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests,” IEEE Trans. Very Large Scale Integration Systems, vol. 18, no. 2, pp. 333-337, Feb. 2010.
31 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool