This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Online Failure Detection Method for Data Buses Using Multithreshold Receiving Logic
February 2012 (vol. 61 no. 2)
pp. 187-198
Michael N. Skoufis, Raytheon Company, Tucson
Spyros Tragoudas, Southern Illinois University, Carbondale
Random voltage changes on bus lines may lead to reading corrupted digital data. A novel methodology for detecting such anomalies is proposed. It uses multiple threshold voltages at the receiver end. In earlier work it was shown that multiple voltage thresholds improve the performance along buses, especially when they are coupled as is often the case in deep-submicron. This work shows that multiple thresholds can also be used to identify voltage perturbations online. The mechanism is assessed on bus lines that may have up to two adjacent aggressors. The efficiency of the methodology is evaluated for perturbations at single and multiple receiving nodes of a data bus.

[1] J.D. Meindl, "Interconnect Opportunities for Gigascale Integration," IEEE Micro, vol. 23, no. 3, pp. 28-35, May/June 2003.
[2] A. Deutsch et al., "On-Chip Wiring Design Challenges for Gigahertz Operation," Proc. IEEE, vol. 89, no. 4, pp. 529-555, Apr. 2001.
[3] A. Sinha, S.K. Gupta, and M.A. Breuer, "Validation and Test Issues Related to Noise Induced by Parasitic Inductances of VLSI Interconnects," IEEE Trans. Advanced Packaging, vol. 25, no. 3, pp. 329-339, Aug. 2002.
[4] C. Metra, M. Favalli, and B. Ricco, "Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines," IEEE Trans. Computers, vol. 49, no. 6, pp. 560-574, June 2000.
[5] D. Rossi, A.K. Nieuwland, A. Katoch, and C. Metra, "Exploiting ECC Redundancy to Minimize Crosstalk Impact," IEEE Design and Test of Computers, vol. 22, no. 1, pp. 59-70, Jan. 2005.
[6] D. Rossi, A.K. Nieuwland, A. Katoch, and C. Metra, "New ECC for Crosstalk Impact Minimization," IEEE Design and Test of Computers, vol. 22, no. 4, pp. 340-348, July/Aug. 2005.
[7] B. Victor and K. Keutzer, "Bus Encoding to Prevent Crosstalk Delay," Proc. IEEE/ACM Int'l Conf. Computer Aided Design, pp. 57-63, Nov. 2001.
[8] M. Anders, N. Rai, R.K. Krishnamurthy, and S. Borkar, "A Transition-Encoded Dynamic Bus Technique for High-Performance Interconnects," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 709-714, May 2003.
[9] R. Ayoub and A. Orailoglu, "A Unified Transformational Approach for Reductions in Fault Vulnerability, Power, and Crosstalk Noise and Delay on Processor Buses," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), vol. 2, pp. 729-734, Jan. 2005.
[10] P. Subrahmanya, R. Manimegalai, and V. Kamakoti, "A Bus Encoding Technique for Power and Cross-Talk Minimization," Proc. 17th Int'l Conf. Very Large Scale Integrated (VLSI) Design, pp. 443-448, 2004.
[11] A.K. Nieuland, A. Katoch, D. Rossi, and C. Metra, "Coding Techniques for Low Switching Noise in Fault Tolerant Busses," Proc. IEEE 11th Int'l On-Line Testing Symp., pp. 183-189, July 2005.
[12] L. Di Silvio, D. Rossi, and C. Metra, "Crosstalk Effect Minimization for Encoded Busses," Proc. IEEE Ninth On-Line Testing Symp., pp. 214-218, July 2003.
[13] R. Kothe, C. Galke, and H.T. Vierhaus, "A Multi-Purpose Concept for Soc Self Test Including Diagnostic Features," Proc. IEEE 11th Int'l On-Line Testing Symp., pp. 241-246, July 2005.
[14] C. Metra, M. Favalli, and B. Ricco, "On-Line Testing Scheme for Clock's Faults," Proc. Int'l Test Conf. (ITC), pp. 587-596, 1997.
[15] Y. Zhao, L. Chen, and S. Dey, "On-Line Testing of Multi-Source Noise-Induced Errors on the Interconnects and Buses of System-on-Chips," Proc. Int'l Test Conf. (ITC), pp. 491-499, 2002.
[16] N. Venkateswaran, S. Balaji, and V. Sridhar, "Fault Tolerant Bus Architecture for Deep Submicron Based Processors," ACM SIGARCH Computer Architecture News, vol. 33, no. 1, pp. 148-155, Mar. 2005.
[17] D. Rossi, C. Steiner, and C. Metra, "Analysis of the Impact of Bus Implemented EDCs on On-Chip SSN," Design Automation and Test in Europe, pp. 59-64, 2006.
[18] D. Bertozzi, L. Benini, and G. De Michelli, "Error Control Schemes for On-Chip Communication Links: The Energy-Reliability Tradeoff," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 6, pp. 818-831, June 2005.
[19] M.N. Skoufis, K. Karmarkar, S. Tragoudas, and T. Haniotakis, "A Data Capturing Method for Buses on Chip," IEEE Trans. Circuits and Systems-I, vol. 57, no. 7, pp. 1631-1641, July 2010.
[20] M.N. Skoufis and S. Tragoudas, "On-Line Detection of Random Voltage Perturbations in Buses with Multiple-Threshold Receivers," Proc. Int'l On-Line Testing Symp. (IOLTS), pp. 249-254, July 2010.
[21] J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology," Proc. 34th Design Automation Conf. (DAC), pp. 409-414, 1997.
[22] S.A. Tawfik and V. Kursun, "Low Power and High Speed Multi Threshold Voltage Interface Circuits," IEEE Trans. Very Large Scale Integrated Systems, vol. 17, no. 5, pp. 638-645, May 2009.
[23] S. Hemantha, A. Dhawan, and H. Kar, "Multi-Threshold CMOS Design for Low Power Digital Circuits," Proc. IEEE Region 10 Conf. (TENCON), pp. 1-5, Nov. 2008.
[24] H. Singh Deogun, R. Rao, D. Sylvester, R. Brown, and K. Nowka, "Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization," Proc. Int'l Symp. Quality Electronic Design (ISQED), pp. 88-93, Mar. 2005.
[25] M. Ghoneima, Y.I. Ismail, M.M. Khellah, J.W. Tschanz, and V. De, "Reducing the Effective Coupling Capacitance in Buses Using Threshold Voltage Adjustment Techniques," IEEE Trans. Circuits and Systems-I, vol. 53, no. 9, pp. 1928-1933, Sept. 2006.
[26] A. Katoch, S.K. Jain, and M. Meijer, "Aggressor Aware Repeater Circuits for Improving On-Chip Bus Performance and Robustness," Proc. 29th European Solid-State Circuits Conf. (ESSCIRC), pp. 261-264, 2003.
[27] A. Katoch, M. Garg, E. Seevinck, and H. Veendrick, "Adaptive Threshold Scheme to Operate Long On-Chip Buses at the Limit of Signal Integrity," Proc. 30th European Solid State Circuits Conf. (ESSCIRC), pp. 323-326, 2004.
[28] S. Shah, K. Agarwal, and D. Sylvester, "A New Threshold Voltage Assignment Scheme for Runtime Leakage Reduction in On-Chip Repeaters," Proc. IEEE Int'l Conf. on Computer Design (ICCD), pp. 138-143, 2004.
[29] K.S.-M. Li, C.-L. Lee, C. Su, and J.E. Chen, "A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus," IEEE Trans. Very Large Scale Integration Systems, vol. 17, no. 2, pp. 306-311, Feb. 2009.
[30] T. Sakurai, "Minimizing Power Across Multiple Technology and Design Levels," Proc. Int'l Conf. Computer Aided Design (ICCAD), pp. 24-27, 2002.

Index Terms:
Crosstalk, buses, fault tolerance.
Citation:
Michael N. Skoufis, Spyros Tragoudas, "An Online Failure Detection Method for Data Buses Using Multithreshold Receiving Logic," IEEE Transactions on Computers, vol. 61, no. 2, pp. 187-198, Feb. 2012, doi:10.1109/TC.2010.259
Usage of this product signifies your acceptance of the Terms of Use.