
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Adam B. Kinsman, Nicola Nicolici, "Computational VectorMagnitudeBased Range Determination for Scientific Abstract Data Types," IEEE Transactions on Computers, vol. 60, no. 11, pp. 16521663, November, 2011.  
BibTex  x  
@article{ 10.1109/TC.2010.266, author = {Adam B. Kinsman and Nicola Nicolici}, title = {Computational VectorMagnitudeBased Range Determination for Scientific Abstract Data Types}, journal ={IEEE Transactions on Computers}, volume = {60}, number = {11}, issn = {00189340}, year = {2011}, pages = {16521663}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.266}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Computational VectorMagnitudeBased Range Determination for Scientific Abstract Data Types IS  11 SN  00189340 SP1652 EP1663 EPD  16521663 A1  Adam B. Kinsman, A1  Nicola Nicolici, PY  2011 KW  Bitwidth allocation KW  hardware accelerators. VL  60 JA  IEEE Transactions on Computers ER   
[1] G. Arfken, Mathematical Methods for Physicists, third ed. Academic Press, 1985.
[2] P. Banerjee, M. Haldar, A. Nayak, V. Kim, V. Saxena, S. Parkes, D. Bagchi, S. Pal, N. Tripathi, D. Zaretsky, R. Anderson, and J.R. Uribe, “Overview of a Compiler for Synthesizing MATLAB Programs onto FPGAs,” IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 3, pp. 312324, Mar. 2004.
[3] P. Belanovic and M. Rupp, “Automated FloatingPoint to FixedPoint Conversion with the Fixify Environment,” Proc. Int'l Workshop Rapid System Prototyping, pp. 172178, 2005.
[4] A. Benedetti and P. Perona, “BitWidth Optimization for Configurable DSP's by MultiInterval Analysis,” Proc. Asilomar Conf. Signals, Systems and Computers, vol. 1, pp. 355359, 2000.
[5] S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge Univ. Press, 2004.
[6] C.F. Fang, R.A. Rutenbar, and T. Chen, “Fast, Accurate Static Analysis for FixedPoint FinitePrecision Effects in DSP Designs,” Proc. Int'l Conf. Computer Aided Design (ICCAD), pp. 275282, 2003.
[7] M. Franzle and C. Herde, “HySAT: An Efficient Proof Engine for Bounded Model Checking of Hybrid Systems,” Formal Methods in System Design, vol. 30, no. 3, pp. 178198, June 2007.
[8] D. Goldberg, “What Every Computer Scientist Should Know about Floating Point Arithmetic,” ACM Computing Surveys, vol. 23, no. 1, pp. 548, 1991.
[9] G.H. Golub and C.F. Van Loan, Matrix Computations, third ed. John Hopkins Univ. Press, 1996.
[10] W. Kahan, “The Improbability of Probabilistic Error Analyses for Numerical Computations,” technical report, EECS Dept., Univ. of California, 1998.
[11] H. Keding, M. Willems, M. Coors, and H. Meyr, “FRIDGE: A FixedPoint Design and Simulation Environment,” Proc. IEEE/ACM Design Automation and Test in Europe (DATE), pp. 429435, 1998.
[12] A.B. Kinsman and N. Nicolici, “BitWidth Allocation for Hardware Accelerators for Scientific Computing Using SATModulo Theory,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 29, no. 3, pp. 405413, Mar. 2010.
[13] D.U. Lee, A.A. Gaffar, R.C.C. Cheung, O. Mencer, W. Luk, and G.A. Constantinides, “AccuracyGuaranteed BitWidth Optimization,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 19902000, Oct. 2006.
[14] J.A. Lopez, C. Carreras, and O. NietoTaladriz, “Improved IntervalBased Characterization of FixedPoint LTI Systems with Feedback Loops,” IEEE Trans. Computer Aided Design, vol. 26, no. 11, pp. 19231933, Nov. 2007.
[15] R. Mafi, S. Sirouspour, B. Moody, B. Mahdavikhah, K. Elizeh, A.B. Kinsman, N. Nicolici, M. Fotoohi, and D. Madill, “HardwareBased Parallel Computing for RealTime Haptic Rendering of Deformable Objects,” Proc. IEEE Int'l Conf. Intelligent Robots and Systems (IROS), p. 4187, 2008.
[16] A. Mallik, D. Sinha, P. Banerjee, and H. Zhou, “LowPower Optimization by Smart BitWidth Allocation in a SystemCBased ASIC Design Environment,” IEEE Trans. ComputerAided Design, vol. 26, no. 3, pp. 447455, Mar. 2007.
[17] R.E. Moore, Interval Analysis. Prentice Hall, 1966.
[18] J. Nocedal and S.J. Wright, Numerical Optimization. SpringerVerlag, 1999.
[19] W.G. Osborne, R.C.C. Cheung, J.G.F. Coutinho, W. Luk, and O. Mencer, “Automatic AccuracyGuaranteed BitWidth Optimization for Fixed and FloatingPoint Systems,” Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 617620, 2007.
[20] W.G. Osborne, J.G.F. Coutinho, R.C.C. Cheung, W. Luk, and O. Mencer, “Instrumented MultiStage WordLength Optimization,” Proc. Int'l Conf. FieldProgrammable Technology, pp. 8996, Dec. 2007.
[21] Y. Pang and K. Radecka, “Optimizing Imprecise FixedPoint Arithmetic Circuits Specified by Taylor Series through Arithmetic Transform,” Proc. IEEE/ACM Design Automation Conf., pp. 397402, 2008.
[22] Y. Pu and Y. Ha, “An Automated, Efficient and Static BitWidth Optimization Methodology towards Maximum BitWidthtoError Tradeoff with Affine Arithmetic Model,” Proc. IEEE/ACM Asia and South Pacific Conf. Design Automation, p. 6, Jan. 2006.
[23] RueyYuan Han, “Fast Fourier Transform Correlation Tracking Algorithm with Background Correction,” US Patent Number: 6970577, Nov. 2005.
[24] K. Sano, T. Iizuka, and S. Yamamoto, “Systolic Architecture for Computational Fluid Dynamics on FPGAs,” Proc. IEEE Ann. Int'l Symp. FieldProgrammable Custom Computing Machines, pp. 107116, 2007.
[25] R. Scrofano, M.B. Gokhale, F. Trouw, and V.K. Prasanna, “Accelerating Molecular Dynamics Simulations with Reconfigurable Computers,” IEEE Trans. Parallel and Distributed Systems, vol. 19, no. 6, pp. 764778, June 2008.
[26] C. Shi and R.W. Brodersen, “An Automated FloatingPoint to FixedPoint Conversion Methodology,” Proc. Int'l Conf. Acoustics, Speech, and Signal Processing (ICASSP), pp. 529532, 2003.
[27] J. Stolfi and L. de Figueiredo, “SelfValidated Numerical Methods and Applications,” Proc. Brazilian Math. Colloquium Monograph, 1997.
[28] T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk, and P.Y.K. Cheung, “Reconfigurable Computing: Architectures and Design Methods,” Proc. IEEComputer and Digital Techniques, vol. 152, no. 2, pp. 193207, Mar. 2005.