
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Daniel Piso, Javier D. Bruguera, "Variable Latency Goldschmidt Algorithm Based on a New Rounding Method and a Remainder Estimate," IEEE Transactions on Computers, vol. 60, no. 11, pp. 15351546, November, 2011.  
BibTex  x  
@article{ 10.1109/TC.2010.269, author = {Daniel Piso and Javier D. Bruguera}, title = {Variable Latency Goldschmidt Algorithm Based on a New Rounding Method and a Remainder Estimate}, journal ={IEEE Transactions on Computers}, volume = {60}, number = {11}, issn = {00189340}, year = {2011}, pages = {15351546}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.269}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Variable Latency Goldschmidt Algorithm Based on a New Rounding Method and a Remainder Estimate IS  11 SN  00189340 SP1535 EP1546 EPD  15351546 A1  Daniel Piso, A1  Javier D. Bruguera, PY  2011 KW  Goldschmidt algorithm KW  division KW  square root KW  reciprocal KW  square root reciprocal KW  rounding KW  variable latency. VL  60 JA  IEEE Transactions on Computers ER   
[1] D. Chatterje and M. Sachdev, “Design of a 1.7GHz LowPower DelayFaultTestable 32b ALU in 180nm CMOS Technology,” IEEE Trans. Very Large Scale of Integration, vol. 13, no. 11, pp. 12961304, Nov. 2005.
[2] J. Detrey, F. de Dinechin, and X. Pujol, “Return of the Hardware FloatingPoint Elementary Functions,” Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), 2007.
[3] J. Detrey and F. de Dinechin, “Parametrized FloatingPoint Logarithm and Exponential for FPGAs,” Microprocessors and Microsystems, special issue on FPGAbased reconfigurable computing, vol. 31, no. 8, pp. 537545, 2007.
[4] M.D. Ercegovac and T. Lang, Division and Square Root: Digit Recurrence Algorithms and Implementations. Kluwer Academic Publishers, 1994.
[5] M.D. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann Publishers, 2004.
[6] K. Geddes, G. Labahn, and M.B. Monagan, Maple 12: Advanced Programming Guide. Maplesoft, Inc., 2008.
[7] G. Gerwig, H. Wetter, E.M. Schwarz, and J. Haess, “High Performance Floating Point Unit with 116 bit Wide Divider,” Proc. 16th IEEE Symp. Computer Arithmetic (ARITH '03), 2003.
[8] R. Goldschmidt, “Applications of Division by Convergence,” master's thesis, MIT, June 1964.
[9] N. Ide, M. Hirano, Y. Endo, S. Yoshioka, H. Murakami, and A. Kunimatsu, “2.44GFLOPS 300 MHz Floating Point Vector Processing Unit for HighPerformance 3D Graphics Computing,” IEEE J. SolidState Circuits, vol. 35, no. 7, pp. 10251033, July 2000.
[10] IEEE Standard for Binary FloatingPoint Arithmetic, IEEE Std 7542008. IEEE Computer Soc., 2008.
[11] C. Iordache and D.W. Matula, “On Infinitely Precise Rounding for Division, Square Root, Reciprocal and Square Root Reciprocal,” Proc. 14th IEEE Symp. Computer Arithmetic (ARITH '99), 1999.
[12] C.P. Jeannerod and G. Revy, “Optimized CorrectlyRounded Reciprocal Square Root for Embedded VLIW Cores,” Proc. Asilomar Conf. Signals and Systems, 2009.
[13] P. Markstein, “Computation of Elementary Functions on the IBM RISC Sytem/6000 Processor,” IBM J. Research and Development, vol. 34, no. 1, pp. 111119, Jan. 1990.
[14] S.M. Mueller, C. Jacobi, H.J. Oh, K.D. Tran, S.R. Cottier, B.W. Michael, H. Nishikawa, Y. Totsuka, T. Namatame, N. Yano, T. Machida, and S.H. Dhong, “The Vector FloatingPoint Unit in a Synergistic Processor Element of a CELL Processor,” Proc. 17th IEEE Symp. Computer Arithmetic (ARITH '05), 2005.
[15] A. Naini, A. Dhablania, W. James, and D. Das Sarma, “1GHz HAL SPARC64 Dual Floating Point Unit with RAS Features,” Proc. 15th IEEE Symp. Computer Arithmetic (ARITH '01), 2001.
[16] J. Napper and P. Bientines, “Can Cloud Computing Reach the Top500?,” Proc. Combined Workshops UnConventional High Performance Computing Workshop plus Memory Access Workshop, 2009.
[17] S.F. Oberman and M.J. Flynn, “Design Issues in Division and Other FloatingPoint Operations,” Computers, vol. 46, no. 2, pp. 154161, Feb. 1997.
[18] S. Oberman, “Floating Point Division and Square Root Algorithms and Implementation in the AMDK7 Microprocessor,” Proc. 14th IEEE Symp. Computer Arithmetic (ARITH '99), 1999.
[19] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. Oxford Univ. Press, 2010.
[20] D. Piso and J.D. Bruguera, “Optimizing the Multiplier Design for Goldschmidt's Division and Reciprocal Units,” Proc. 21st Conf. Design of Circuits and Integrated Systems (DCIS '06), 2006.
[21] D. Piso and J.D. Bruguera, “A New Rounding Algorithm for Variable Latency Division and Square Root Implementations,” Proc. Euromicro Symp. Digital Systems Design Conf. (DSD '08), 2008.
[22] D. Piso and J.D. Bruguera, “A Rounding Method for Functional Iteration Algorithms with Parallel Remainder Calculation,” Proc. Euromicro Symp. Digital Systems Design Conference (DSD '09), 2009.
[23] E. Schwarz, “Rounding Quadratically Converging Algorithms for Division and Square Root,” Proc. Asilomar Conf. Signals and Systems, 1995.
[24] D. Strenski, J. Simkins, R. Walke, and R. Wittig, “Reevaluating FPGAs for 64bit Floating Point Calculations,” HPC Wire, May 2008.
[25] S.D. Trong, M. Schmookler, and E. Schwarz, “P6 Binary FloatingPoint Unit,” Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), 2007.
[26] S. Waser and M.J. Flynn, Introduction to Arithmetic to Digital Systems Designers. CBS College Publishing, 1982.