
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Mehran MozaffariKermani, Arash ReyhaniMasoleh, "A LowPower HighPerformance Concurrent Fault Detection Approach for the Composite Field SBox and Inverse SBox," IEEE Transactions on Computers, vol. 60, no. 9, pp. 13271340, September, 2011.  
BibTex  x  
@article{ 10.1109/TC.2011.85, author = {Mehran MozaffariKermani and Arash ReyhaniMasoleh}, title = {A LowPower HighPerformance Concurrent Fault Detection Approach for the Composite Field SBox and Inverse SBox}, journal ={IEEE Transactions on Computers}, volume = {60}, number = {9}, issn = {00189340}, year = {2011}, pages = {13271340}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2011.85}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  A LowPower HighPerformance Concurrent Fault Detection Approach for the Composite Field SBox and Inverse SBox IS  9 SN  00189340 SP1327 EP1340 EPD  13271340 A1  Mehran MozaffariKermani, A1  Arash ReyhaniMasoleh, PY  2011 KW  Advanced encryption standard KW  composite fields KW  fault detection KW  Sbox KW  inverse Sbox. VL  60 JA  IEEE Transactions on Computers ER   
[1] Nat'l Inst. of Standards and Technologies, “Announcing the Advanced Encryption Standard (AES),” Federal Information Processing Standards Publication, no. 197, Nov. 2001.
[2] J. Blömer and J.P. Seifert, “Fault Based Cryptanalysis of the Advanced Encryption Standard (AES),” Proc. Financial Cryptography, pp. 162181, Jan. 2003.
[3] G. Piret and J.J. Quisquater, “A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '03), pp. 7788, Sept. 2003.
[4] P. Dusart, G. Letourneux, and O. Vivolo, “Differential Fault Analysis on AES,” Proc. Int'l Conf. Applied Cryptography and Network Security (ACNS '03), pp. 293306, Oct. 2003.
[5] C. Giraud, “DFA on AES,” Proc. Advanced Encryption Standard, pp. 2741, May 2004.
[6] J. Blömer and V. Krummel, “Fault Based Collision Attacks on AES,” Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '06), pp. 106120, Oct. 2006.
[7] J. Takahashi, T. Fukunaga, and K. Yamakoshi, “DFA Mechanism on the AES Key Schedule,” Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '07), pp. 6272, Sept. 2007.
[8] R. Karri, K. Wu, P. Mishra, and K. Yongkook, “FaultBased SideChannel Cryptanalysis Tolerant Rijndael Symmetric Block Cipher Architecture,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '01), pp. 418426, Oct. 2001.
[9] G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, “A Parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '02), pp. 5159, Nov. 2002.
[10] G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, “Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard,” IEEE Trans. Computers, vol. 52, no. 4, pp. 492505, Apr. 2003.
[11] R. Karri, G. Kuznetsov, and M. Goessel, “ParityBased Concurrent Error Detection of SubstitutionPermutation Network Block Ciphers,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '03), pp. 113124, Sept. 2003.
[12] M. Karpovsky, K.J. Kulikowski, and A. Taubin, “Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard,” Proc. Conf. Smart Card Research and Advanced Applications (CARDIS '04), vol. 153, pp. 177192, Aug. 2004.
[13] K. Wu, R. Karri, G. Kuznetsov, and M. Goessel, “Low Cost Concurrent Error Detection for the Advanced Encryption Standard,” Proc. Int'l Test Conf., pp. 12421248, Oct. 2004.
[14] G. Bertoni, L. Breveglieri, I. Koren, and P. Maistri, “An Efficient HardwareBased Fault Diagnosis Scheme for AES: Performances and Cost,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '04), pp. 130138, Oct. 2004.
[15] L. Breveglieri, I. Koren, and P. Maistri, “Incorporating Error Detection and Online Reconfiguration into a Regular Architecture for the AES,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '05), pp. 7280, Oct. 2005.
[16] C.H. Yen and B.F. Wu, “Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard,” IEEE Trans. Computers, vol. 55, no. 6, pp. 720731, June 2006.
[17] T.G. Malkin, F.X. Standaert, and M. Yung, “A Comparative Cost/Security Analysis of Fault Attack Countermeasures,” Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '06), pp. 159172, Oct. 2006.
[18] M. MozaffariKermani and A. ReyhaniMasoleh, “Fault Detection Structures of the Sboxes and the Inverse Sboxes for the Advanced Encryption Standard,” J. Electronic Testing, vol. 25, no. 4, pp. 225245, Aug. 2009.
[19] A. Satoh, T. Sugawara, N. Homma, and T. Aoki, “HighPerformance Concurrent Error Detection Scheme for AES Hardware,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '08), pp. 100112, Aug. 2008.
[20] M. MozaffariKermani and A. ReyhaniMasoleh, “A Lightweight Concurrent Fault Detection Scheme for the AES Sboxes Using Normal Basis,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '08), pp. 113129, Aug. 2008.
[21] M. MozaffariKermani and A. ReyhaniMasoleh, “A Lightweight HighPerformance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields,” IEEE Trans. Very Large Scale Integration Systems, vol. 19, no. 1, pp. 8591, Jan. 2011.
[22] G. Di Natale, M. Doulcier, M.L. Flottes, and B. Rouzeyre, “A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard,” J. Electronic Testing, vol. 25, no. 4, pp. 269278, Aug. 2009.
[23] M. MozaffariKermani and A. ReyhaniMasoleh, “Concurrent StructureIndependent Fault Detection Schemes for the Advanced Encryption Standard,” IEEE Trans. Computers, vol. 59, no. 5, pp. 608622, May 2010.
[24] P. Maistri and R. Leveugle, “DoubleDataRate Computation as a Countermeasure against Fault Analysis,” IEEE Trans. Computers, vol. 57, no. 11, pp. 15281539, Nov. 2008.
[25] C. Moratelli, F. Ghellar, E. Cota, and M. Lubaszewski, “A FaultTolerant DFAResistant AES Core,” Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '08), pp. 244247, May 2008.
[26] S. Morioka and A. Satoh, “An Optimized SBox Circuit Architecture for Low Power AES Design,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '02), pp. 172186, Aug. 2002.
[27] A. Hodjat and I. Verbauwhede, “AreaThroughput TradeOffs for Fully Pipelined 30 to 70 Gbits/s AES Processors,” IEEE Trans. Computers, vol. 55, no. 4, pp. 366372, Apr. 2006.
[28] V. Rijmen, “Efficient Implementation of the Rijndael Sbox,” Katholieke Universiteit Leuven, Dept. of ESAT, Belgium, http://www.esat.kuleuven.ac.be/rijmen/rijndael sbox.pdf, 2000.
[29] A. Rudra, P.K. Dubey, C.S. Jutla, V. Kumar, J.R. Rao, and P. Rohatgi, “Efficient Rijndael Encryption Implementation with Composite Field Arithmetic,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '01), pp. 171184, May 2001.
[30] A. Satoh, S. Morioka, K. Takano, and S. Munetoh, “A Compact Rijndael Hardware Architecture with SBox Optimization,” Proc. Seventh Int'l Conf. Theory and Application of Cryptology and Information Security: Advances in Cryptology (ASIACRYPT '01), pp. 239254, Dec. 2001.
[31] J. Wolkerstorfer, E. Oswald, and M. Lamberger, “An ASIC Implementation of the AES SBoxes,” Proc. Cryptographers' Track RSA Conf. Topics in Cryptology (CTRSA '02), pp. 6778, Jan. 2002.
[32] X. Zhang and K.K. Parhi, “HighSpeed VLSI Architectures for the AES Algorithm,” IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 9, pp. 957967, Sept. 2004.
[33] D. Canright, “A Very Compact SBox for AES,” Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 441455, Aug. 2005.
[34] X. Zhang and K.K. Parhi, “On the Optimum Constructions of Composite Field for the AES Algorithm,” IEEE Trans. Circuits and Systems II: Express Briefs, vol. 53, no. 10, pp. 11531157, Oct. 2006.
[35] S. Nikova, V. Rijmen, and M. Schlaffer, “Using Normal Bases for Compact Hardware Implementations of the AES SBox,” Proc. Security in Comm. Networks, pp. 236245, 2008.
[36] G. Bertoni, M. Macchetti, and L. Negri, “PowerEfficient ASIC Synthesis of Cryptographic Sboxes,” Proc. ACM 14th Great Lakes Symp. VLSI (GLSVLSI '04), pp. 277281, Apr. 2004.
[37] L. Breveglieri, I. Koren, and P. Maistri, “An OperationCentered Approach to Fault Detection in Symmetric Cryptography Ciphers,” IEEE Trans. Computers, vol. 56, no. 5, pp. 534540, May 2007.
[38] M. Nicolaidis, R.O. Duarte, S. Manich, and J. Figueras, “FaultSecure Parity Prediction Arithmetic Operators,” IEEE Design and Test of Computers, vol. 14, no. 2, pp. 6071, Apr.June 1997.
[39] N.A. Touba and E.J. McCluskey, “Logic Synthesis of Multilevel Circuits with Concurrent Error Detection,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 16, no. 7, pp. 783789, July 1997.
[40] S. Fenn, M. Goessel, M. Benaissa, and D. Taylor, “OnLine Error Detection for BitSerial Multipliers in GF($2^m$ ),” J. Electronic Testing, vol. 13, pp. 2940, 1998.
[41] C. Metra, M. Favalli, and B. Ricco, “Novel Implementation for Highly Testable Parity Code Checkers,” Proc. Int'l Workshop OnLine Testing, pp. 167171, 1998.
[42] A. ReyhaniMasoleh and M.A. Hasan, “Fault Detection Architectures for Field Multiplication Using Polynomial Bases,” IEEE Trans. Computers, vol. 55, no. 9, pp. 10891103, Sept. 2006.
[43] G.C. Cardarilli, M. Ottavi, S. Pontarelli, M. Re, and A. Salsano, “Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed DigitBased Adders,” IEEE Trans. Computers, vol. 55, no. 5, pp. 534540, May 2006.
[44] M. George and P. Alfke, “Linear Feedback Shift Registers in Virtex Devices,” Xilinx Application Note 210, http://www.xilinx.com/support/documentation/ application_notesxapp210.pdf, 2010.
[45] ModelSim, http:/www.model.com/, 2010.
[46] STMicroelectronics, http:/www.st.com/, 2010.
[47] Synopsys, http:/www.synopsys.com/, 2010.