The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - September (2011 vol.60)
pp: 1300-1312
Ming Gao , UC Santa Barbara, Santa Barbara
Hsiu-Ming (Sherman) Chang , UC Santa Barbara, Santa Barbara
Peter Lisherness , UC Santa Barbara, Santa Barbara
Kwang-Ting (Tim) Cheng , UC Santa Barbara, Santa Barbara
ABSTRACT
There is a growing demand for online hardware checking capability to cope with increasing in-field failures resulting from variability and reliability problems. While many online checking schemes have been proposed, their area overhead remains too high for cost-sensitive applications. In this paper, we introduce a Time-Multiplexed Online Checking (TMOC) scheme using embedded field-programmable blocks for checker implementation, which enables various system parts to be checked dynamically in-field in a time-multiplexed fashion. The test quality analyses using a probabilistic model show that TMOC could maintain high fault coverage that is similar to traditional dedicated checkers. We conducted a case study of an H.264 decoder design that demonstrates our TMOC scheme provides a significant reduction in chip area and power overhead for online checkers at the cost of increased fault detection latency. We have successfully implemented and demonstrated our proposed TMOC scheme using a single Field-Programmable Gate Array (FPGA) chip.
INDEX TERMS
Availability, built-in tests, error-checking, fault tolerance.
CITATION
Ming Gao, Hsiu-Ming (Sherman) Chang, Peter Lisherness, Kwang-Ting (Tim) Cheng, "Time-Multiplexed Online Checking", IEEE Transactions on Computers, vol.60, no. 9, pp. 1300-1312, September 2011, doi:10.1109/TC.2011.34
REFERENCES
[1] B. Kuchera, “Xbox 360 Failure Rates Worse Than Most Consumer Electronics,” http://arstechnica.com/news.ars/post20080214-xbox-360-failure-rates-worse-than-most-consumer- electornics.html , Feb. 2008.
[2] D.P. Siewiorek and R.S. Swarz, Reliable Computer Systems: Design and Evaluation, second ed., Digital Press, 1992.
[3] M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, “Using Roving STARs for Online Testing and Diagnosis of FPGAs in Fault-Tolerant Applications,” Proc. IEEE Int'l Test Conf., pp. 973-982, 1999.
[4] P. Bernardi, M. Rebaudengo, and M.S. Reorda, “Exploiting an I-IP for In-Field SoC Test,” Proc.19th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 404-412, 2004.
[5] M.K. Stojcev, G.L. Djordjevic, and T.R. Stankovic, “Implementation of Self-Checking Two-Level Combinational Logic on FPGA and CPLD Circuits,” Microelectronics Reliability, vol. 44, pp. 173-178, Jan. 2004.
[6] S. Mitra and E.J. McCluskey, “Which Concurrent Error Detection Scheme to Choose?” Proc. IEEE Int'l Test Conf., pp. 985-994, Oct. 2000.
[7] C. Zeng, N. Saxena, and E.J. McCluskey, “Finite State Machine Synthesis with Concurrent Error Detection,” Proc. IEEE Int'l Test Conf., pp. 672-679, Oct. 1999.
[8] D. Das and N.A. Touba, “Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes,” Proc. IEEE VLSI Test Symp., pp. 309-315, 1998.
[9] N.A. Touba and E.J. McCluskey, “Logic Synthesis of Multilevel Circuits with Concurrent Error Detection,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 7, pp. 783-789, July 1997.
[10] S. Mitra, W.-J. Huang, N.R. Saxena, S.-Y. Yu, and E.J. McCluskey, “Reconfigurable Architecture for Autonomous Self-Repair,” IEEE Design and Test of Computers, vol. 21, no.3, pp. 228-240, May-June 2004.
[11] P.S. Bhojwani and R.N. Mahapatra, “A Robust Protocol for Concurrent Online Test (COLT) of NoC-Based System-on-a-chip,” Proc. 44th Ann. Conf. Design Automation (DAC '07), pp. 670-675 2007.
[12] C. Metra, D. Rossi, M. Omana, A. Jas, R. Galivanche, “Function-Inherent Code Checking: A New Low Cost On-Line Testing Approach for High Performance Microprocessor Control Logic,” Proc. 13th European Test Symp. (ETS), pp. 171-176, 2008.
[13] K. Katoh, A. Doumar, and H. Ito, “Design of On-Line Testing for SoC with IEEE P1500 Compliant Cores Using Reconfigurable Hardware and Scan Shift,” Proc. 11th IEEE Int'l On-Line Testing Symp., pp. 203-204, 2005.
[14] V.V. Kumar and J. Lach, “Heterogeneous Redundancy for Fault and Defect Tolerance with Complexity Independent Area Overhead,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 571-578, 2003.
[15] S. Shamshiri and K.-T. (Tim) Cheng, “Yield and Cost Analysis of a Reliable NoC,” Proc. IEEE VLSI Test Symp., pp. 173-178, 2009.
[16] M. Gao, H.-M. Chang, P. Lisherness, and K.-T. Cheng, “Time-Multiplexed Online Checking: A Feasibility Study,” Proc. IEEE Asian Test Symp. (ATS '08), pp. 371-376, Nov. 2008.
[17] M.A. Breuer and A.A. Ismaeel, “Roving Emulation as a Fault Detection Mechanism,” IEEE Trans. Computers, vol. 35, no. 11, pp. 933-939, Nov. 1986.
[18] R. Sharma and K.K. Saluja, “An Implementation and Analysis of a Concurrent Built-In Self-Test Technique,” Proc. Fault Tolerant Computing Symp., pp. 164-169, 1988.
[19] E.J. McCluskey, “Design Techniques for Testable Embedded Error Checkers,” Computer, vol. 23, no. 7, pp. 84-88, July 1990.
[20] J.H. Lala and R.E. Harper, “Architectural Principles for Safety-Critical Real-Time Applications,” Proc. IEEE, vol. 82, pp. 25-40, Jan. 1994.
[21] G. Zeng and H. Ito, “Hybrid BIST for System-on-a-Chip Using an Embedded FPGA Core,” Proc. 22nd IEEE VLSI Test Symp., pp. 353-358, Apr. 2004.
[22] M. Abramovici and P. Bradly, “A New Approach to In-System Silicon Validation and Debug,” DAFCA white paper, http://www.dafca.com/literaturewhitepapers.php , May 2007.
[23] S. Shamshiri, P. Lisherness, S.-J Pan, and K.-T. Cheng, “A Cost Analysis Framework for Multi-Core Systems with Spares,” Proc. IEEE Int'l Test Conf., pp. 1-8, Oct. 2008.
[24] Xilinx Inc., “XAPP290: Two Flows for Partial Reconfiguration: Module Based or Difference Based,” Xilinx Application Note, v. 1.2, Sept. 2004.
[25] A.A. Ismaeel and R. Bhamagar, “Test for Detection and Location of Intermittent Faults in Combinational Circuits,” IEEE Trans. Reliability, vol. 46, no. 2, pp. 269-274, June 1997.
[26] M. Gao and K.-T. Cheng, “Low Overhead Time-Multiplexed Online Checking: A Case Study of an H.264 Decoder,” Proc. IEEE Asian Test Symp. (ATS '09), pp. 119-124, Nov. 2009.
[27] K. Xu and C.S. Choy, “A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM Based Deblocking Filter for H.264/AVC,” IEEE Trans. Circuits and Systems for Video Technology, vol. 18, no. 3, pp. 363-374, Mar. 2008.
[28] I. Kuon and J. Rose, “Measuring the Gap between FPGAs and ASICs,” Proc. ACM/SIGDA 14th Int'l Symp. Field Programmable Gate Arrays (FPGA '06), pp. 21-30, 2006.
[29] M2000 Inc., “M2000 Intros Largest 90nm eFPGA,” Design and Reuse, http://www.design-reuse.com/news/9614m2000- intros-largest-90nm-efpga.html , Feb. 2005.
[30] Menta Inc., “MENTA eFPGA Core-II Data Sheet Brief,” http://www.menta.fr/downDatasheetBrief_eFPGA-core-II.pdf , Feb. 2009.
[31] M. Hsieh and C. Huang, “An Embedded Infrastructure of Debug and Trace Interface for the DSP Platform,” Proc. 45th Ann. Conf. Design Automation (DAC '08), pp. 866-871, 2008.
[32] B. Quinton and S. Wilton, “Concentrator Access Networks for Programmable Logic Cores on SoCs,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 45-48, May 2005.
[33] K. Compton and S. Hauck, “Automatic Design of Area-Efficient Configurable ASIC Cores,” IEEE Trans. Computers, vol. 56, no. 5, pp. 662-672, May 2007.
[34] M. Gao and K.-T. Cheng, “A Case Study of Time-Multiplexed Assertion Checking for Post-Silicon Debugging,” Proc. IEEE Int'l High Level Design Validation and Test Workshop. (HLDVT '10), pp. 90-96, June 2010.
[35] Q. Liu and S.S. Sapatnekar, “Synthesizing a Representative Critical Path for Post-Silicon Delay Prediction,” Proc. Int'l Symp. Physical Design, (ISPD '09), pp. 183-190, Mar. 2009.
[36] J. Becker, M. Huebner, and M. Ullmann, “Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-Offs and Limitations,” Proc. 16th Symp. Integrated Circuits and Systems Design, pp. 283-288, 2003.
52 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool