The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - September (2011 vol.60)
pp: 1288-1299
Soheil Aminzadeh , Sharif University of Technology, Tehran
Alireza Ejlali , Sharif University of Technology, Tehran
ABSTRACT
Low energy consumption and fault tolerance are often key objectives in the design of real-time embedded systems. However, these objectives are at odds, and there is a trade-off between them. Real-time systems usually use system level energy reduction methods, i.e., dynamic voltage scaling (DVS) and dynamic power management (DPM). Also hard real-time systems often use replication to achieve fault tolerance. In this paper, we investigate the impact of system level energy reduction methods on both the reliability and energy consumption of hard real-time systems which use replication for fault tolerance. In this analysis, we have considered four various existing energy management methods: 1) Classic DPM, 2) Classic DVS, 3) Postponement method: a variation of DPM which is only applicable to replicated systems, and 4) Hybrid method: a combination of Postponement and DVS. Based on the comparative study, we have provided guidelines so that a designer can decide which energy management method is more suitable for a given application. For example, we have shown that when reliability is the main concern, the postponement method is the most preferable. However, when the energy consumption is the primary concern, the hybrid method may be more appropriate.
INDEX TERMS
Embedded systems, real-time systems, energy management, fault-tolerance.
CITATION
Soheil Aminzadeh, Alireza Ejlali, "A Comparative Study of System-Level Energy Management Methods for Fault-Tolerant Hard Real-Time Systems", IEEE Transactions on Computers, vol.60, no. 9, pp. 1288-1299, September 2011, doi:10.1109/TC.2011.42
REFERENCES
[1] X. Castillo, S. McConnel, and D. Siewiorek, “Derivation and Caliberation of a Transient Error Reliability Model,” IEEE Trans. Computers, vol. 31, no. 7, pp. 658-671, July 1982.
[2] A. Ejlali, B.M. Al-Hashimi, M.T. Schmitz, P. Rosinger, and S.G. Miremadi, “Combined Time and Information Redundancy for SEU-Tolerance in Energy-Efficient Real-Time Systems,” IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 4, pp. 323-335, Apr. 2006.
[3] E. (Mootaz) Elnozahy, R. Melhem, and D. Moss´e, “Energy-Efficient Duplex and TMR Real-Time Systems,” Proc. 23rd IEEE Real-Time Systems Symp. (RTSS), Dec. 2002.
[4] http://developer.intel.com/desingintelxscale /, 2011.
[5] T. Ishihara and H. Yasuura, “Voltage Scheduling Problem for Dynamically Variable Voltage Processors,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 197-202, Aug. 1998.
[6] V. Izasimov, P. Pop, P. Eles, and Z. Peng, “Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems,” Proc. Conf. Design Automation and Test in Europe (DATE '05), pp. 864-869, 2005.
[7] V. Izasimov, P. Pop, P. Eles, and Z. Peng, “Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-Offs for Distributed Embedded Systems,” Proc. Conf. Design Automation and Test in Europe (DATE '06), pp. 706-711, 2006.
[8] V. Izasimov, P. Pop, P. Eles, and Z. Peng, “Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints,” Proc. Conf. Design Automation and Test in Europe (DATE '08), pp. 915-920, 2008.
[9] N. Knadasamy, J.P. Hayes, and B.T. Murray, “Transparent Recovery from Intermittent Faults in Time-Triggerd Distributed Systems,” IEEE Trans. Computers, vol. 52, no. 2, pp. 113-125, Feb. 2003.
[10] H. Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications. Kluwer Academic Publishers, 2002.
[11] R. Melhem, D. Mosse, and E. Elmootazbella, “The Interplay of Power Management and Fault Recovery in Real-Time Systems,” IEEE Trans. Computers, vol. 53, no. 2, pp. 217-231, Feb. 2004.
[12] S. Poledna, Fault-Tolerant Real-Time Systems: The Problem of Replica Determinism. Kluwer Academic Publishers, 1996.
[13] P. Pop, K.H. Harbo, V. Izasimov, and P. Eles, “Scheduling and Voltage Scaling for Energy/Reliability Trade-Offs in Fault-Tolerant Time-Triggered Embedded Systems,” Proc. Fifth IEEE/ACM Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES+ISSS '07), pp. 233-238, 2007.
[14] A. Sinha and A.P. Chandarksan, “Jouletrack: A Web Based Tool for Software Energy Profiling,” Proc. Design Automation Conf. (DAC '01), pp. 220-225, June 2001.
[15] http:/www.transmeta.com, 2011.
[16] O.S. Unsal, I. Koren, and C.M. Krishna, “Towards Energy Aware Software-Based Fault-Tolerance in Real-Time Systems,” Proc. Int'l Symp. Low Power Electronics Design (ISLPED '02), pp. 124-129, Aug. 2002.
[17] Y. Zhang and K. Chakrabarty, “Dynamic Adaptation for Fault Tolerance and Power Management in Embedded Real-Time Systems,” ACM Trans. Embedded Computing Systems, vol. 3, no. 2, pp. 336-360, May 2004.
[18] D. Zhu, R. Melhem, and D. Moose, “The Effects of Energy Management on Reliability in Real-Time Embedded Systems,” Proc. Int'l Conf. Computer Aided Design (ICCAD '04), pp. 35-40, Nov. 2004.
[19] D. Zhu, R. Melhem, D. Moose, and E. Elnozahy, “Analysis of an Energy Efficient Optimistic TMR Scheme,” Proc. 10th Int'l Conf. Parallel and Distributed Systems (ICPADS '04), pp. 559-568, July 2004.
[20] A. Rajabzadeh, S.G. Miremadi, and M. Mohandespour, “Error-Detection Enhansment in COTS Superscalar Processors with Performance Monitoring Features,” J. Electronic Testing, vol. 20, pp. 553-567, 2004.
[21] Fault-Tolerant Computer System Design, D.K. Pradhan, ed. Prentice-Hall, 1996.
[22] B.W. Johnson, The Design and Analysis of Fault Tolerant Digital Systems. Addison-Wesley, 1989.
[23] S.S. Mukherjee, C. Weaver, J. Emer, S.K. Reinhardt, and T. Austin, “A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor,” Proc. 36th Ann. Int'l Symp. Microarchitecture (MICRO), pp. 29-40, Dec. 2003.
[24] N. Soundararajan, A. Parashar, and A. Sivasubramaniam, “Mechanisms for Bounding Vulnerabilities of Processor Structures,” Proc. Int'l Symp. Computer Architecture (ISCA '07), June 2007.
[25] N.J. Wang, A.L. Duan, B. Li, and L. Peng, “Versatile Prediction and Fast Estimation of Architectural Vulnerability Factor from Processor Performance Metrics,” Proc. IEEE 15th Int'l Symp. High Performance Computer Architecture (HPCA '09), pp. 192-140, Feb. 2009.
[26] X. Li, S. Adve, P. Bose, and J. Rivers, “Online Estimation of Architectural Vulnerability Factor for Soft Errors,” Proc. Int'l Symp. Computer Architecture (ISCA '08), pp. 341-352, June 2008.
[27] V. Sridharan, R. Kaeli, “Using Hardware Vulnerability Factors to Enhance AVF Analysis,” Proc. Int'l Symp. Computer Architecture (ISCA), 2010.
[28] N.J. Wang, A. Mahesri, and S.J. Patel, “Examining ACE Analysis Reliability Estimates Using Fault-Injection,” ACM SIGARCH Computer Architecture News, vol. 35, no. 2, pp. 460-469, 2007.
[29] S. Kim and A.K. Somani, “Soft Error Sensitivity Characterization for Microprocessor Dependability Enhancement Strategy,” Proc. Int'l Conf. Dependable Systems and Networks, pp. 416-425, Sept. 2002.
[30] N. Wang and S. Patel, “Modeling the Effect of Transient Errors on High Performance Microprocessors,” Proc. Second Ann. Rev. of Center for Circuits, Systems, and Software (C2S2), Mar. 2003.
[31] Low-Power CMOS Circuits: Technology, Logic Design and CAD Tools, C. Piguet ed. CRC, Taylor & Francis, 2006.
[32] N. Seifert, D. Moyer, N. Leland, and R. Hokinson, “Historical Trend in Alpha-Particle Induced Soft Error Rates of the Alpha Microprocessor,” Proc. 39th Ann. IEEE Int'l Reliability Physics Symp., pp. 259-265, 2001.
[33] P. Hazucha, C. Svensson, and S.A. Wender, “Cosmic-Ray Soft Error Rate Characterization of a Standard 0.6-μm CMOS Process,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1422-1429, Oct. 2000.
99 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool