The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.04 - April (2011 vol.60)
pp: 498-507
Adam B. Kinsman , McMaster University, Ontario, Canada
Nicola Nicolici , McMaster University, Ontario, Canada
ABSTRACT
While a large body of work on output unknown (X) tolerance exists, to the best of the authors' knowledge, no study is provided in the literature which explores the trade-off between X density and compression of circuit stimuli without reducing fault coverage. To this end, we introduce an architectural and algorithmic framework through which we explore this trade-off, the findings of which we discuss in the experimental results section.
INDEX TERMS
Test data compression, response X-masking.
CITATION
Adam B. Kinsman, Nicola Nicolici, "Trade-Offs in Test Data Compression and Deterministic X-Masking of Responses", IEEE Transactions on Computers, vol.60, no. 4, pp. 498-507, April 2011, doi:10.1109/TC.2010.124
REFERENCES
[1] K.J. Balakrishnan and N.A. Touba, "Relationship between Entropy and Test Data Compression," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 386-395, Feb. 2007.
[2] C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller, and B. Koenemann, "OPMISR: The Foundation for Compressed ATPG Vectors," Proc. Int'l Test Conf. (ITC), pp. 748-757, 2001.
[3] M.C.-T. Chao, K.-T. Cheng, S. Wang, S. Chakradhar, and W.-L. Wei, "Unknown-Tolerance Analysis and Test-Quality Control for Test Response Compaction Using Space Compactors," Proc. Design Automation Conf. (DAC), pp. 1083-1088, 2006.
[4] V. Chickermane, B. Foutz, and B. Keller, "Channel Masking Synthesis for Efficient On-Chip Test Compression," Proc. Int'l Test Conf. (ITC), pp. 452-461, 2004.
[5] T. Clouqueur, K. Zarrineh, K.K. Saluja, and H. Fujiwara, "Design and Analysis of Multiple Weight Linear Compactors of Responses Containing Unknown Values," Proc. Int'l Test Conf. (ITC), pp. 1-10, 2005.
[6] Y. Han, Y. Hu, H. Li, and X. Li, "Theoretic Analysis and Enhanced X-Tolerance of Test Response Compact Based on Convolutional Code," Proc. Asia and South Pacific Design Automation Conf. (ASPDAC), pp. 52-58, 2005.
[7] Y. Han, Y. Xu, H. Li, X. Li, and A. Chandra, "Test Resource Partitioning Based on Efficient Response Compaction for Test Time and Tester Channels Reduction," Proc. Asian Test Symp. (ATS), pp. 440-445, 2003.
[8] T. Hiraide, K.O. Boateng, H. Konishi, K. Itaya, M. Emori, H. Yamanaka, and T. Mochiyama, "BIST-Aided Scan Test—a New Method for Test Cost Reduction," Proc. VLSI Test Symp. (VTS), pp. 359-364, 2003.
[9] A.B. Kinsman and N. Nicolici, "Time-Multiplexed Test Data Decompression Architecture for Core-Based SOCs with Improved Utilization of Tester Channels," Proc. European Test Symp. (ETS), pp. 196-201, 2005.
[10] B. Koenemann, "LFSR-Coded Test Patterns for Scan Designs," Proc. European Design and Test Conf., pp. 237-242, 1991.
[11] S. Mitra and K.S. Kim, "X-Compact: An Efficient Response Compaction Technique," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 3, pp. 421-432, Mar. 2004.
[12] S. Mitra, S.S. Lumetta, and M. Mitzenmacher, "X-Tolerant Signature Analysis," Proc. Int'l Test Conf. (ITC), pp. 432-441, 2004.
[13] S. Mitra, S.S. Lumetta, M. Mitzenmacher, and N. Patil, "X-Tolerant Test Response Compaction," IEEE Design and Test of Computers, vol. 22, no. 6, pp. 566-574, Nov. 2005.
[14] G. Mrugalski, J. Rajski, and J. Tyszer, "Test Response Compactor with Programmable Selector," Proc. Design Automation Conf. (DAC), pp. 1089-1094, 2006.
[15] J.H. Patel, S.S. Lumetta, and S.M. Reddy, "Application of Saluja-Karpovsky Compactors to Test Responses with Many Unknowns," Proc. VLSI Test Symp. (VTS), pp. 107-112, 2003.
[16] I. Pomeranz, S. Kundu, and S.M. Reddy, "Masking of Unknown Output Values during Output Response Compression by Using Comparison Units," IEEE Trans. Computers, vol. 53, no. 1, pp. 83-89, Jan. 2004.
[17] J. Rajski, M. Kassab, N. Mukherjee, N. Tamarapalli, J. Tyszer, and J. Qian, "Embedded Deterministic Test for Low-Cost Manufacturing," IEEE Design and Test of Computers, vol. 20, no. 5, pp. 58-66, Sept. 2003.
[18] J. Rajski, J. Tyszer, C. Wang, and S.M. Reddy, "Finite Memory Test Response Compactors for Embedded Test Applications," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 4, pp. 622-634, Apr. 2005.
[19] K.K. Saluja and M. Karpovsky, "Testing Computer Hardware through Data Compression in Space and Time," Proc. Int'l Test Conf. (ITC), pp. 83-89, 1983.
[20] N.R. Saxena and E.J. McCluskey, "Parallel Signature Analysis Design with Bounds on Aliasing," IEEE Trans. Computers, vol. 46, no. 4, pp. 425-438, Apr. 1997.
[21] M. Sharma and W.-T. Cheng, "X-Filter: Filtering Unknowns from Compacted Test Responses," Proc. Int'l Test Conf. (ITC), pp. 1-9, 2005.
[22] Y. Tang, H.-J. Wunderlich, P. Engelke, I. Polian, B. Becker, J. Schloffel, F. Hapke, and M. Wittke, "X-Masking during Logic BIST and Its Impact on Defect Coverage," IEEE Trans. VLSI, vol. 14, no. 2, pp. 193-202, Feb. 2006.
[23] E.H. Volkerink and S. Mitra, "Response Compaction with Any Number of Unknowns Using a New LFSR Architecture," Proc. Design Automation Conf. (DAC), pp. 117-122, 2005.
[24] H. Vranken, F. Hapke, S. Rogge, D. Chindamo, and E. Volkerink, "ATPG Padding and ATE Vector Repeat per Port for Reducing Test Data Volume," Proc. IEEE Int'l Test Conf. (ITC), pp. 1069-1078, 2003.
[25] P. Wohl, J.A. Waicukauski, and S. Patel, "Scalable Selector Architecture for X-Tolerant Deterministic BIST," Proc. Design Automation Conf. (DAC), pp. 934-939, 2004.
[26] P. Wohl, J.A. Waicukauski, S. Patel, and M.B. Amin, "X-Tolerant Compression and Application of Scan-ATPG Patterns in a BIST Architecture," Proc. Int'l Test Conf. (ITC), pp. 727-736, 2003.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool