Subscribe

Issue No.04 - April (2011 vol.60)

pp: 452-462

Alessandro Cilardo , University of Naples Federico II, Napoli

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2010.116

ABSTRACT

Motivated by the emerging interest in new VLSI processes and technologies, such as Resonant Tunneling Diodes (RTDs), Single-Electron Tunneling (SET), Quantum Cellular Automata (QCA), and Tunneling Phase Logic (TPL), this paper explores the application of the non-Boolean computational paradigms enabled by such new technologies. In particular, we consider Threshold Logic functions, directly implementable as primitive gates in the above-mentioned technologies, and study their application to the domain of cryptographic computing. From a theoretical perspective, we present a study on the computational power of linear threshold functions related to modular reduction and multiplication, the central operations in many cryptosystems such as RSA and Elliptic Curve Cryptography. We establish an optimal bound to the delay of a threshold logic circuit implementing Montgomery modular reduction and multiplication. In particular, we show that fixed-modulus Montgomery reduction can be implemented as a polynomial-size depth-2 threshold circuit, while Montgomery multiplication can be implemented as a depth-3 circuit. We also propose an architecture for Montgomery modular reduction and multiplication, which ensures feasible O(n^2) area requirements, preserving the properties of constant latency and a low architectural critical path independent of the input size n. We compare this result with existing polynomial-size solutions based on the Boolean computational model, showing that the presented approach has intrinsically better architectural delay and latency, both O(1).

INDEX TERMS

Threshold logic, modular arithmetic, Montgomery multiplication.

CITATION

Alessandro Cilardo, "Exploring the Potential of Threshold Logic for Cryptography-Related Operations",

*IEEE Transactions on Computers*, vol.60, no. 4, pp. 452-462, April 2011, doi:10.1109/TC.2010.116REFERENCES

- [1] V. Beiu, J.M. Quintana, and M.J. Avedillo, "VLSI Implementations of Threshold Logic—a Comprehensive Survey,"
IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 1217-1243, Sept. 2003.- [2] I.F. Blake, G. Seroussi, and N.P. Smart,
Elliptic Curves in Cryptography. Cambridge Univ. Press, 1999.- [3] T. Blum and C. Paar, "High-Radix Montgomery Modular Exponentiation on Reconfigurable Hardware,"
IEEE Trans. Computers, vol. 50, no. 7, pp. 759-764, July 2001.- [4] J. Bruck, "Harmonic Analysis of Polynomial Threshold Functions,"
SIAM J. Discrete Math., vol. 3, no. 2, pp. 168-177, May 1990.- [5] S. Cotofana, C. Lageweg, and S. Vassiliadis, "Addition Related Arithmetic Operations via Controlled Transport of Charge,"
IEEE Trans. Computers, vol. 54, no. 3, pp. 243-256, Mar. 2005.- [6] M. Goldmann, J. Håstad, and A. Razborov, "Majority Gates vs. General Weighted Threshold Gates,"
Proc. Seventh Ann. Conf. Structure in Complexity Theory, pp. 2-13, 1992.- [7] M. Goldmann and M. Karpinski, "Simulating Threshold Circuits by Majority Circuits,"
Proc. 25th Ann. ACM Symp. Theory of Computing, pp. 551-560, May 1993.- [8] J. Håstad, "Almost Optimal Lower Bounds for Small Depth Circuits,"
Proc. 18th Ann. ACM Symp. Theory of Computing, vol. 18, pp. 6-20, 1986.- [9] Int'l Technology Roadmap for Semiconductors, 2005 ed., http:/www.itrs.net, 2010.
- [10] C. Lageweg, S. Cotofana, and S. Vassiliadis, "A Linear Threshold Gate Implementation in Single-Electron Technology,"
Proc. IEEE CS Workshop Very Large Scale Integration (VLSI), pp. 93-98, Apr. 2001.- [11] P. Mazumder, S. Kulkarni, M. Bhattacharya, J.P. Sun, and G.I. Haddad, "Digital Circuit Applications of Resonant Tunneling Devices,"
Proc. IEEE, vol. 86, no. 4, pp. 664-686, Apr. 1998.- [12] C. Meenderinck and S. Cotofana, "Computing Division Using Single-Electron Tunneling Technology,"
IEEE Trans. Nanotechnology, vol. 6, no. 4, pp. 451-459, July 2007.- [13] P.L. Montgomery, "Modular Multiplication without Trial Division,"
Math. Computation, vol. 44, no. 170, pp. 519-521, Apr. 1985.- [14] S. Muroga,
Threshold Logic and Its Applications. Wiley, 1971.- [15] S.B. Örs, L. Batina, B. Preneel, and J. Vandewalle, "Hardware Implementation of a Montgomery Modular Multiplier in a Systolic Array,"
Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS '03), p. 184b, 2003.- [16] W. Porod, C. Lent, G.H. Bernstein, A.O. Orlov, I. Hamlani, G.L. Snider, and J.L. Merz, "Quantum-Dot Cellular Automata: Computing with Coupled Quantum Dots,"
Int'l J. Electronics, vol. 86, no. 5, pp. 549-590, 1999.- [17] R.L. Rivest, A. Shamir, and L. Adleman, "A Method for Obtaining Digital Signatures and Public-Key Cryptosystems,"
Comm. ACM, vol. 21, pp. 120-126, 1978.- [18] M.O. Sanu, E.E. Swartzlander, and C.M. Chase, "Parallel Montgomery Multipliers,"
Proc. 15th IEEE Int'l Conf. Application-Specific Systems, Architectures and Processors (ASAP '04), pp. 63-72, 2004.- [19] K.-Y. Siu and J. Bruck, "Neural Computation of Arithmetic Functions,"
Proc. IEEE, vol. 78, no. 10, pp. 1669-1675, Oct. 1990.- [20] K.-Y. Siu and J. Bruck, "On the Power of Threshold Circuits with Small Weights,"
SIAM J. Discrete Math., vol. 4, no. 3, pp. 423-435, Aug. 1991.- [21] K.-Y. Siu, J. Bruck, T. Kailath, and T. Hofmeister, "Depth Efficient Neural Networks for Division and Related Problems,"
IEEE Trans. Information Theory, vol. 39, no. 3, pp. 946-956, May 1993.- [22] K.-Y. Siu and V.P. Roychowdhury, "On Optimal Depth Threshold Circuits for Multiplication and Related Problems,"
SIAM J. Discrete Math., vol. 7, no. 2, pp. 284-292, May 1994.- [23] W.-C. Tsai, C.B. Shung, and S.-J. Wang, "Two Systolic Architectures for Modular Multiplication,"
IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 1, pp. 103-107, Feb. 2000.- [24] S. Vassiliadis, S. Cotofana, and K. Bertels, "2-1 Addition and Related Arithmetic Operations with Threshold Logic,"
IEEE Trans. Computers, vol. 45, no. 9, pp. 1062-1067, Sept. 1996.- [25] C.D. Walter, "Systolic Modular Multiplication,"
IEEE Trans. Computers, vol. 42, no. 3, pp. 376-378, Mar. 1993.- [26]
Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices, R. Waser, ed., first ed. Wiley-VCH, 2003.- [27] T. Yang, R.A. Kiehl, and L.O. Chua, "Tunneling Phase Logic Cellular Nonlinear Networks,"
Int'l J. Bifurcation and Chaos, vol. 11, no. 12, pp. 2895-2911, 2001. |