
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Fabrizio Lamberti, Nikos Andrikos, Elisardo Antelo, Paolo Montuschi, "Reducing the Computation Time in (Short BitWidth) Two's Complement Multipliers," IEEE Transactions on Computers, vol. 60, no. 2, pp. 148156, February, 2011.  
BibTex  x  
@article{ 10.1109/TC.2010.156, author = {Fabrizio Lamberti and Nikos Andrikos and Elisardo Antelo and Paolo Montuschi}, title = {Reducing the Computation Time in (Short BitWidth) Two's Complement Multipliers}, journal ={IEEE Transactions on Computers}, volume = {60}, number = {2}, issn = {00189340}, year = {2011}, pages = {148156}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.156}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Reducing the Computation Time in (Short BitWidth) Two's Complement Multipliers IS  2 SN  00189340 SP148 EP156 EPD  148156 A1  Fabrizio Lamberti, A1  Nikos Andrikos, A1  Elisardo Antelo, A1  Paolo Montuschi, PY  2011 KW  Multiplication KW  Modified Booth Encoding KW  partial product array. VL  60 JA  IEEE Transactions on Computers ER   
[1] M.D. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann Publishers, 2003.
[2] S.K. Hsu, S.K. Mathew, M.A. Anders, B.R. Zeydel, V.G. Oklobdzija, R.K. Krishnamurthy, and S.Y. Borkar, "A 110GOPS/W 16Bit Multiplier and Reconfigurable PLA Loop in 90nm CMOS," IEEE J. Solid State Circuits, vol. 41, no. 1, pp. 256264, Jan. 2006.
[3] H. Kaul, M.A. Anders, S.K. Mathew, S.K. Hsu, A. Agarwal, R.K. Krishnamurthy, and S. Borkar, "A 300 mV 494GOPS/W Reconfigurable DualSupply 4Way SIMD Vector Processing Accelerator in 45 nm CMOS," IEEE J. Solid State Circuits, vol. 45, no. 1, pp. 95101, Jan. 2010.
[4] M.S. Schmookler, M. Putrino, A. Mather, J. Tyler, H.V. Nguyen, C. Roth, M. Sharma, M.N. Pham, and J. Lent, "A LowPower, HighSpeed Implementation of a PowerPC Microprocessor Vector Extension," Proc. 14th IEEE Symp. Computer Arithmetic, pp. 1219, 1999.
[5] O.L. MacSorley, "High Speed Arithmetic in Binary Computers," Proc. IRE, vol. 49, pp. 6791, Jan. 1961.
[6] L. Dadda, "Some Schemes for Parallel Multipliers," Alta Frequenza, vol. 34, pp. 349356, May 1965.
[7] C.S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Electronic Computers, vol. EC13, no. 1, pp. 1417, Feb. 1964.
[8] D.E. Shaw, "Anton: A Specialized Machine for MillisecondScale Molecular Dynamics Simulations of Proteins," Proc. 19th IEEE Symp. Computer Arithmetic, p. 3, 2009.
[9] J.Y. Kang and J.L. Gaudiot, "A Simple HighSpeed Multiplier Design," IEEE Trans. Computers, vol. 55, no. 10, pp. 12531258, Oct. 2006.
[10] J.Y. Kang and J.L. Gaudiot, "A Fast and WellStructured Multiplier," Proc. Euromicro Symp. Digital System Design, pp. 508515, Sept. 2004.
[11] F. Lamberti, N. Andrikos, E. Antelo, and P. Montuschi, "SpeedingUp Booth Encoded Multipliers by Reducing the Size of Partial Product Array," internal report, http://arith.polito.itir_mbe.pdf, pp. 114, 2009.
[12] E.M. Schwarz, R.M. AverillIII, and L.J. Sigal, "A Radix8 CMOS S/390 Multiplier," Proc. 13th IEEE Symp. Computer Arithmetic, pp. 29, 1997.
[13] W.C. Yeh and C.W. Jen, "HighSpeed Booth Encoded Parallel Multiplier Design," IEEE Trans. Computers, vol. 49, no. 7, pp. 692701, July 2000.
[14] Z. Huang and M.D. Ercegovac, "HighPerformance LowPower LefttoRight Array Multiplier Design," IEEE Trans. Computers, vol. 54, no. 3, pp. 272283, Mar. 2005.
[15] R. Zimmermann and D.Q. Tran, "Optimized Synthesis of SumofProducts," Proc. Conf. Record of the 37th Asilomar Conf. Signals, Systems and Computers, vol. 1, pp. 867872, 2003.
[16] V.G. Oklobdzija, D. Villeger, and S.S. Liu, "A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach," IEEE Trans. Computers, vol. 45, no. 3, pp. 294306, Mar. 1996.
[17] P.F. Stelling, C.U. Martel, V.G. Oklobdzija, and R. Ravi, "Optimal Circuits for Parallel Multipliers," IEEE Trans. Computers, vol. 47, no. 3, pp. 273285, Mar. 1998.
[18] J.Y. Kang and J.L. Gaudiot, "A Logarithmic Time Method for Two's Complementation," Proc. Int'l Conf. Computational Science, pp. 212219, 2005.
[19] K. Hwang, Computer Arithmetic Principles, Architectures, and Design. Wiley, 1979.
[20] R. Hashemian and C.P. Chen, "A New Parallel Technique for Design of Decrement/Increment and Two's Complement Circuits," Proc. 34th Midwest Symp. Circuits and Systems, vol. 2, pp. 887890, 1991.
[21] D. Gajski, Principles of Digital Design. PrenticeHall, 1997.
[22] STMicroelectronics, "130nm HCMOS9 Cell Library," http://www.st.com/stonline/products/technologies/ socevol.htm, 2010.