
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Amin Ansari, Shantanu Gupta, Shuguang Feng, Scott Mahlke, "Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines," IEEE Transactions on Computers, vol. 60, no. 1, pp. 3549, January, 2011.  
BibTex  x  
@article{ 10.1109/TC.2010.204, author = {Amin Ansari and Shantanu Gupta and Shuguang Feng and Scott Mahlke}, title = {Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines}, journal ={IEEE Transactions on Computers}, volume = {60}, number = {1}, issn = {00189340}, year = {2011}, pages = {3549}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.204}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines IS  1 SN  00189340 SP35 EP49 EPD  3549 A1  Amin Ansari, A1  Shantanu Gupta, A1  Shuguang Feng, A1  Scott Mahlke, PY  2011 KW  Process variation KW  wearout KW  faulttolerant cache memories KW  manufacturing yield. VL  60 JA  IEEE Transactions on Computers ER   
[1] D. Achlioptas and C. Moore, "The Chromatic Number of Random Regular Graphs," Proc. Eighth Int'l Workshop Randomization and Computation, pp. 219228, 2004.
[2] D. Achlioptas and A. Naor, "The Two Possible Values of the Chromatic Number of a Random Graph," Proc. 36th ACM Symp. Theory of Computing, pp. 587593, 2004.
[3] A. Agarwal, B. Paul, S. Mukhopadhyay, and K. Roy, "Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture," J. Solid State Circuits, vol. 49, no. 9, pp. 18041814, 2005.
[4] A. Agarwal, B.C. Paul, H. Mahmoodi, A. Datta, and K. Roy, "A ProcessTolerant Cache Architecture for Improved Yield in Nanoscale Technologies," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 2738, Jan. 2005.
[5] F. Aichelmann, "FaultTolerant Design Techniques for Semiconductor Memory Applications," IBM J. Research and Development, vol. 28, no. 2, pp. 177183, 1984.
[6] T. Austin, E. Larson, and D. Ernst, "Simplescalar: An Infrastructure for Computer System Modeling," IEEE Trans. Computers, vol. 35, no. 2, pp. 5967, Feb. 2002.
[7] B. Berger and J. Rompel, "A Better Performance Guarantee for Approximate Graph Coloring," Algorithmica, vol. 5, no. 3, pp. 459466, 1990.
[8] S. Bhunia, S. Mukhopadhyay, and K. Roy, "Process Variations and ProcessTolerant Design," Proc. IEEE CS Int'l Conf. Very Large Scale Integration (VLSI) Design, pp. 699704, 2007.
[9] B. Bollobas, "The Chromatic Number of Random Graphs," Combinatorica, vol. 8, no. 1, pp. 4955, 1988.
[10] S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation," IEEE Micro, vol. 25, no. 6, pp. 1016, Nov./Dec. 2005.
[11] L. Chang, D. Fried, J. Hergenrother, J. Sleight, R. Dennard, R. Montoye, L. Sekaric, S. McNab, A. Topol, C. Adams, K. Guarini, and W. Haensch, "Stable SRAM Cell Design for the 32 nm Node and beyond," Proc. Symp. Very Large Scale Integration (VLSI) Technology, pp. 128129, June 2005.
[12] G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. Kim, "YieldDriven NearThreshold SRAM Design," Proc. Int'l Conf. Computer Aided Design, pp. 660666, Nov. 2007.
[13] M. Franklin and K.K. Saluja, "BuiltIn SelfTesting of RandomAccess Memories," Computer, vol. 23, no. 10, pp. 4556, Oct. 1990.
[14] R. Hamming, "ErrorDetecting and ErrorCorrecting Codes," The Bell System Technical J., vol. 29, no. 1, pp. 147160, 1950.
[15] C.W. Hampson, "Redundancy and HighVolume Manufacturing Methods," Intel Technology J., vol. 1, no. 2, 1997.
[16] M. Horiguchi, "Redundancy Techniques for HighDensity DRAMS," Proc. Second Ann. IEEE Int'l Conf. Innovative Systems in Silicon, pp. 2229, 1997.
[17] L.D. Hung, M. Goshima, and S. Sakai, "Seva: A SoftError and VariationAware Cache Architecture," Proc. 12th IEEE CS Pacific Rim Int'l Symp. Dependable Computing, pp. 4754, 2006.
[18] C. Kim, S. Sethumadhavan, M. Govindan, N. Ranganathan, D. Gulati, D. Burger, and S.W. Keckler, "Composable Lightweight Processors," Proc. 40th Ann. Int'l Symp. Microarchitecture, pp. 381393, Dec. 2007.
[19] J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J.C. Hoe, "MultiBit Error Tolerant Caches Using TwoDimensional Error Coding," Proc. 40th Ann. Int'l Symp. Microarchitecture, 2007.
[20] W. Klotz, "Graph Coloring Algorithms," MathematikBericht 5, Clausthal Univ. of Tech nology, 2002.
[21] C.K. Koh, W.F. Wong, Y. Chen, and H. Li, "Tolerating Process Variations in Large, SetAssociative Caches: The Buddy Cache," ACM Trans. Architecture and Code Optimization, vol. 6, no. 2, pp. 134, 2009.
[22] I. Koren and Z. Koren, "Incorporating Yield Enhancement into the Floorplanning Process," IEEE Trans. Computers, vol. 49, no. 6, pp. 532541, June 2000.
[23] J.P. Kulkarni, K. Kim, and K. Roy, "A 160 mv, Fully Differential, Robust Schmitt Trigger Based SubThreshold SRAM," Proc. Int'l Symp. Low Power Electronics and Design, pp. 171176, 2007.
[24] J.H. Lee, Y.J. Lee, and Y.B. Kim, "SRAM WordOriented Redundancy Methodology Using Built In SelfRepair," Proc. IEEE Int'l SOC Conf. '04, pp. 219222, 2004.
[25] X. Liang, R. Canal, G.Y. Wei, and D. Brooks, "Replacing 6t SRAMS with 3t1d DRAMS in the l1 Data Cache to Combat Process Variability," IEEE Micro, vol. 28, no. 1, pp. 6068, Jan./Feb. 2008.
[26] T. Luczak, "Chromatic Number of Random Graphs," Combinatorica, vol. 11, no. 1, pp. 4554, 1991.
[27] S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscale CMOS," IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, pp. 18591880, 2005.
[28] N. Muralimanohar, R. Balasubramonian, and N.P. Jouppi, "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with Cacti 6.0," Proc. Ann. IEEE/ACM Int'l Symp. Miroarchitecture (MICRO '07), pp. 314, 2007.
[29] D. Nassimi and S. Sahni, "A Self Routing Benes Network," Proc. Seventh Ann. Int'l Symp. Computer Architecture, pp. 190195, 1980.
[30] S. Ozdemir, D. Sinha, G. Memik, J. Adams, and H. Zhou, "YieldAware Cache Architectures," Proc. 39th Ann. Int'l Symp. Microarchitecture, pp. 1525, 2006.
[31] D. Roberts, N.S. Kim, and T. Mudge, "OnChip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology," Proc. 10th Euromicro Conf. Digital System Design Architectures, Methods and Tools, pp. 570578, Aug. 2007.
[32] N. Sadler and D. Sorin, "Choosing an Error Protection Scheme for a Microprocessor's l1 Data Cache," Proc. IEEE Int'l Conf. Computer Design, 2006.
[33] S. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas, "Varius: A Model of Process Variation and Resulting Timing Errors for Microarchitects," IEEE Trans. Semiconductor Manufacturing, vol. 21, no. 1, pp. 313, Feb. 2008.
[34] K. Sasaki, "A 9ns 1mbit CMOS RAM," J. Solid State Circuits, vol. 24, pp. 12191225, 1989.
[35] Z. Shi and R. Lee, "Implementation Complexity of Bit Permutation Instructions," Proc. Asilomar Conf. Signals, Systems and Computers, pp. 879886, Nov. 2003.
[36] J. Srinivasan, S.V. Adve, P. Bose, and J.A. Rivers, "The Impact of Technology Scaling on Lifetime Reliability," Proc. Int'l Conf. Dependable Systems and Networks, pp. 177186, June 2004.
[37] K. Takahashi, H. Doi, N. Tamura, K. Mimuro, T. Hashizume, Y. Moriyama, and Y. Okuda, "A 0.9 v Operation 2Transistor Flash Memory for Embedded Logic LSIs," Proc. Symp. Very Large Scale Integration (VLSI) Technology, pp. 2122, 1999.
[38] R. Teodorescu and J. Torrellas, "VariationAware Application Scheduling and Power Management for Chip Multiprocessors," Proc. 35th Ann. Int'l Symp. Computer Architecture, pp. 363374, June 2008.
[39] K.M. Thompson, "Intel and the Myths of Test," IEEE J. Design and Test of Computers, vol. 13, no. 1, pp. 7981, 1996.
[40] N. Verma and A. Chandrakasan, "A 256 kb 65 nm 8t Subthreshold SRAM Employing SenseAmplifier Redundancy," IEEE J. SolidState Circuits, vol. 43, no. 1, pp. 141149, Jan. 2008.
[41] A. Wigderson, "Improving the Performance Guarantee for Approximate Graph Coloring," J. ACM, vol. 30, no. 4, pp. 729735, 1983.
[42] C. Wilkerson, H. Gao, A.R. Alameldeen, Z. Chishti, M. Khellah, and S.L. Lu, "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation," Proc. 35th Ann. Int'l Symp. Computer Architecture, pp. 203214, 2008.
[43] X. Yang, M. Vachharajani, and R.B. Lee, "Fast Subword Permutation Instructions Based on Butterfly Networks," Proc. SPIE Conf. Media Processor, pp. 8086, 2000.