
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Cuauhtemoc MancillasLópez, Debrup Chakraborty, Francisco RodríguezHenríquez, "Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes," IEEE Transactions on Computers, vol. 59, no. 11, pp. 15471561, November, 2010.  
BibTex  x  
@article{ 10.1109/TC.2010.64, author = {Cuauhtemoc MancillasLópez and Debrup Chakraborty and Francisco RodríguezHenríquez}, title = {Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes}, journal ={IEEE Transactions on Computers}, volume = {59}, number = {11}, issn = {00189340}, year = {2010}, pages = {15471561}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.64}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes IS  11 SN  00189340 SP1547 EP1561 EPD  15471561 A1  Cuauhtemoc MancillasLópez, A1  Debrup Chakraborty, A1  Francisco RodríguezHenríquez, PY  2010 KW  Disk encryption KW  tweakable enciphering schemes KW  block cipher modes of operation KW  Karatsuba multiplier KW  hardware accelerator KW  FPGA. VL  59 JA  IEEE Transactions on Computers ER   
[1] D.J. Bernstein, "A State of the Art Message Authentication Code," http://cr.yp.tomac.html, Feb. 2005.
[2] D.J. Bernstein and P. Schwabe, "New AES Software Speed Records," Proc. Progress in Cryptology—Int'l Conf. Cryptology in India (INDOCRYPT '08), D.R. Chowdhury, V. Rijmen, and A. Das, eds., pp. 322336, 2008.
[3] P. Bulens, F.X. Standaert, J.J. Quisquater, P. Pellegrin, and G. Rouvroy, "Implementation of the AES128 on Virtex5 FPGAs," Proc. Progress in Cryptology—Int'l Conf. Cryptology in Africa (AFRICACRYPT '08), S. Vaudenay, ed., pp. 1626, 2008.
[4] D. Canright, "A Very Compact SBox for AES," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '05), J.R. Rao and B. Sunar, eds., pp. 441455, 2005.
[5] D. Chakraborty and M. Nandi, "An Improved Security Bound for HCTR," Proc. Int'l Workshop Fast Software Encryption—(FSE '08), K. Nyberg, ed., pp. 289302, 2008.
[6] D. Chakraborty and F. RodríguezHenríquez, "Block Cipher Modes of Operation from a Hardware Implementation Perspective," Cryptographic Engineering, Ç.K. Koç, ed., pp. 321363, Springer, 2009.
[7] D. Chakraborty and P. Sarkar, "A New Mode of Encryption Providing a Tweakable Strong Pseudo Random Permutation," Proc. Int'l Workshop Fast Software Encryption—(FSE '06), M.J.B. Robshaw, ed., pp. 293309, 2006.
[8] D. Chakraborty and P. Sarkar, "HCH: A New Tweakable Enciphering Scheme Using the HashCounterHash Approach," IEEE Trans. Information Theory, vol. 54, no. 4, pp. 16831699, Apr. 2008.
[9] F. Charot, E. Yahya, and C. Wagner, "Efficient ModularPipelined AES Implementation in Counter Mode on ALTERA FPGA," Proc. Int'l Conf. Field Programmable Logic and Application—(FPL '03), pp. 282291, 2003.
[10] P. Chodowiec and K. Gaj, "Very Compact FPGA Implementation of the AES Algorithm," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '03), C.D. Walter, Ç.K. Koç, and C. Paar, eds., pp. 319333, 2003.
[11] N. Ferguson, "AESCBC + Elephant Diffuser: A Disk Encryption Algorithm for Windows Vista," Microsoft White Paper, http://download.microsoft.com/download/0/ 2/3/0238acafd3bf4a6d b3d60a 0be4bbb36e BitLockerCipher200608.pdf, 2006.
[12] Y. Fu, L. Hao, and X. Zhang, "Design of an Extremely High Performance Counter Mode AES Reconfigurable Processor," Proc. Second Int'l Conf. Embedded Software and Systems (ICESS '05), pp. 262268, 2005.
[13] T. Good and M. Benaissa, "AES on FPGA from the Fastest to the Smallest," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '05), J.R. Rao and B. Sunar, eds., pp. 427440, 2005.
[14] S. Halevi, "EME$^{\ast}$ : Extending EME to Handle ArbitraryLength Messages with Associated Data," Proc. Progress in Cryptology— Int'l Conf. Cryptology in India (INDOCRYPT '04), A. Canteaut and K. Viswanathan, eds., pp. 315327, 2004.
[15] S. Halevi, "Invertible Universal Hashing and the TET Encryption Mode," Proc. Advances in Cryptology—Ann. Int'l Cryptology Conf. (CRYPTO '07), A. Menezes, ed., pp. 412429, 2007.
[16] S. Halevi and P. Rogaway, "A Tweakable Enciphering Mode," Proc. Advances in Cryptology—Ann. Int'l Cryptology Conf. (CRYPTO '03), pp. 482499, 2003.
[17] S. Halevi and P. Rogaway, "A Parallelizable Enciphering Mode," Proc. Topics in Cryptology—The Cryptographers' Track at RSA Conf. (CTRSA '04), T. Okamoto, ed., pp. 292304, 2004.
[18] S.F. Hsiao and M.C. Chen, "Efficient Substructure Sharing Methods for Optimising the InnerProduct Operations in Rijndael Advanced Encryption Standard," IEE Proc. Computer and Digital Technology, vol. 152, no. 5, pp. 653665, Sept. 2005.
[19] IEEE Security in Storage Working Group (SISWG), PRP Modes Comparison IEEE p1619.2, IEEE Computer Society, http:/siswg.org/, Nov. 2008.
[20] Y. Inoguchi, "Outline of the Ultra Fine Grained Parallel Processing by FPGA," Proc. Seventh Int'l Conf. High Performance Computing and Grid in Asia Pacific Region (HPCAsia '04), pp. 434441, July 2004.
[21] K. Järvinen, M. Tommiska, and J. Skyttä, "Comparative Survey of HighPerformance Cryptographic Algorithm Implementations on FPGAs," IEE Proc. Information Security, vol. 152, no. 1, pp. 312, Oct. 2005.
[22] E. Käsper and P. Schwabe, "Faster and TimingAttack Resistant AESGCM," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '09), C. Clavier and K. Gaj, eds., pp. 117, 2009.
[23] H. Lipmaa, Fast Implementations: Complete AES (Rijndael) Library, http://home.cyber.ee/helgerimplementations /, Oct. 2006.
[24] M. Liskov, R.L. Rivest, and D. Wagner, "Tweakable Block Ciphers," Proc. Advances in Cryptology—Ann. Int'l Cryptology Conf. (CRYPTO '02), pp. 3146, 2002.
[25] E. LópezTrejo, F. RodríguezHenríquez, and A. DíazPérez, "An Efficient FPGA Implementation of CCM Mode Using AES," Proc. Int'l Conf. Information Security and Cryptology—(ICISC '05), pp. 208215, Dec. 2005.
[26] C. MancillasLópez, D. Chakraborty, and F. RodríguezHenríquez, "Efficient Implementations of Some Tweakable Enciphering Schemes in Reconfigurable Hardware," Proc. Progress in Cryptology—Int'l Conf. Cryptology in India (INDOCRYPT '07), pp. 414424, 2007.
[27] C. MancillasLopez, D. Chakraborty, and F. RodriguezHenriquez, "Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes," Report 2007/437, Cryptology ePrint Archive, http:/eprint.iacr.org/, 2007.
[28] M. Matsui, "How Far Can We Go on the x64 Processors?" Proc. Int'l Workshop Fast Software Encryption—(FSE '06), M.J.B. Robshaw, ed., pp. 341358, 2006.
[29] M. Matsui and J. Nakajima, "On the Power of Bitslice Implementation on Intel Core2 Processor," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '07), P. Paillier and I. Verbauwhede, eds., pp. 121134, 2007.
[30] D. McGrew and J. Viega, "The Galois/Counter Mode of Operation (GCM), Submission to NIST Modes of Operation Process," http://csrc.nist.gov/CryptoToolkit/modes/ proposedmodes/gcmgcmrevisedspec. pdf , Jan. 2004.
[31] D.A. McGrew and S.R. Fluhrer, "The Extended Codebook (XCB) Mode of Operation," Report 2004/278, Cryptology ePrint Archive, http:/eprint.iacr.org/, 2004.
[32] D.A. McGrew and S.R. Fluhrer, "The Security of the Extended Codebook (XCB) Mode of Operation," Proc. Ann. Workshop Selected Areas in Cryptography, C.M. Adams, A. Miri, and M.J. Wiener, eds., pp. 311327, 2007.
[33] D.A. McGrew and J. Viega, "Arbitrary Block Length Mode," http://grouper.ieee.org/groups/1619/email pdf00005.pdf, 2004.
[34] D.A. McGrew and J. Viega, "The Security and Performance of the Galois/Counter Mode (GCM) of Operation," Proc. Progress in Cryptology—Int'l Conf. Cryptology in India (INDOCRYPT '04), A. Canteaut and K. Viswanathan, eds., pp. 343355, 2004.
[35] P. Rogaway, M. Bellare, and J. Black, "OCB: A BlockCipher Mode of Operation for Efficient Authenticated Encryption," ACM Trans. Information and System Security, vol. 6, pp. 365403, 2003.
[36] F. RodríguezHenríquez and Ç. K. Koç, "On Fully Parallel Karatsuba Multipliers for GF($2^m$ )," Proc. Int'l Conf. Computer Science and Technology (CST '03), pp. 405410, May 2003.
[37] G.P. Saggese, A. Mazzeo, N. Mazzocca, and A.G.M. Strollo, "An FPGABased Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm," Proc. Int'l Conf. Field Programmable Logic and Application—(FPL '03), P.Y.K. Cheung, G.A. Constantinides, and J.T. de Sousa, eds., pp. 292302, 2003.
[38] P. Sarkar, "Improving upon the TET Mode of Operation," Proc. Int'l Conf. Information Security and Cryptology—(ICISC '07), K.H. Nam and G. Rhee, eds., pp. 180192, 2007.
[39] A. Satoh, T. Sugawara, and T. Aoki, "HighPerformance Hardware Architectures for Galois Counter Mode," IEEE Trans. Computers, vol. 54, no. 7, pp. 917930, July 2009.
[40] Seagate Technology, "Internal 3.5Inch (SATA) Data Sheet," http://www.seagate.com/www/enusproducts , 2010.
[41] V. Shoup, "On Fast and Provably Secure Message Authentication Based on Universal Hashing," Proc. Advances in Cryptology—Ann. Int'l Cryptology Conf. (CRYPTO '96), N. Koblitz, ed., pp. 313328, 1996.
[42] K. Siozios, G. Koutroumpezis, K. Tatas, D. Soudris, and A. Thanailakis, "DAGGER: A Novel Generic Methodology for FPGA Bitstream Generation and Its Software Tool Implementation," Proc. 19th Int'l Parallel and Distributed Processing Symp. (IPDPS '05), 2005.
[43] F.X. Standaert, G. Rouvroy, J.J. Quisquater, and J.D. Legat, "Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs," Proc. Int'l Conf. Cryptographic Hardware and Embedded Systems—(CHES '03), C.D. Walter, Ç.K. Koç, and C. Paar, eds., pp. 334350, 2003.
[44] T. Tuan, S. Kao, A. Rahman, S. Das, and S. Trimberger, "A 90nm LowPower FPGA for BatteryPowered Applications," Proc. Int'l Symp. Field Programmable Gate Arrays—(FPGA '06), pp. 311, 2006.
[45] P. Wang, D. Feng, and W. Wu, "HCTR: A Variable InputLength Enciphering Mode," Proc. Int'l Conf. Information Security and Cryptology—(CISC '05), D. Feng, D. Lin, and M. Yung, eds., pp. 175188, 2005.
[46] B. Yang, S. Mishra, and R. Karri, "A High Speed Architecture for Galois/Counter Mode of Operation (GCM)," Report 2005/146, Cryptology ePrint Archive, http:/eprint.iacr.org/, 2010.