The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.10 - October (2010 vol.59)
pp: 1309-1319
Xiangyu Tang , Link_A_Media Devices, Santa Clara, CA
Seongmoon Wang , NEC Labs. America, Princeton, NJ
ABSTRACT
A self-diagnosis circuit that can be used for built-in self-repair is proposed. The circuit under diagnosis is assumed to be composed of a large number of field repairable units (FRUs), which can be replaced with spares when they are found to be defective. Since the proposed self-diagnosis circuit is implemented on the chip, responses that are scanned out of scan chains are compressed by the group compactor, the space compression circuit, and finally, the time compression circuit to reduce the volume of test response data. Both the space and time compression circuits implement a Reed-Solomon code. Unlike prior work, in the proposed technique, responses of all FRUs are observed at the same time to reduce diagnosis time. The proposed diagnosis circuit can locate up to l defective FRUs. We propose a novel space compression circuit that reduces hardware overhead by exploiting the frequency difference of the scan shift clock and the system clock and by combining scan cells into groups of size r. When the size of constituent multiple-input signature register (MISR) is m, the total number of signatures to be stored for the fault-free signature is 2lmB bits, where 1\le B \le m. The experimental results show that the proposed diagnosis circuit that can locate up to four defective FRUs in the same test session can be implemented with less than one percent of hardware overhead for a large industrial design. Hardware overhead for the diagnosis circuit is lower for large CUDs.
INDEX TERMS
Built-in self-repair, field repair, Reed-Solomon codes, algebraic decoding, forward error correction, built-in self-test, built-in self-diagnosis.
CITATION
Xiangyu Tang, Seongmoon Wang, "A Low Hardware Overhead Self-Diagnosis Technique Using Reed-Solomon Codes for Self-Repairing Chips", IEEE Transactions on Computers, vol.59, no. 10, pp. 1309-1319, October 2010, doi:10.1109/TC.2009.182
REFERENCES
[1] J. Srinivasan, S.V. Adve, P. Bose, and J.A. Rivers, "The Impact of Technology Scaling on Lifetime Reliability," Proc. Int'l Conf. Dependable Systems and Networks, pp. 177-186, 2004.
[2] K. Roy, T.M. Mak, and K.-T. Cheng, "Test Consideration for Nanometer-Scale CMOS Circuits," IEEE Design and Test of Computers, vol. 23, no. 2, pp. 128-136, Mar./Apr. 2006.
[3] E.J. McCluskey, A. Al-Yamani, J.C.-M. Li, C.-W. Tseng, E. Volkerink, F.-F. Ferhani, E. Li, and S. Mitra, "ELF-Murphy Data on Defects and Test Sets," Proc. VLSI Test Symp., pp. 16-22, 2004.
[4] D. Anand, B. Cowan, O. Farnsworth, P. Jakobsen, S. Oakland, M.R. Ouellette, and D.L. Wheater, "An On-Chip Self-Repair Calculation and Fusing Methodology," IEEE Design and Test of Computers, vol. 20, no. 5, pp. 67-75, Sept./Oct. 2003.
[5] M. Abramovici, C.E. Stroud, and J.M. Emmert, "Online BIST and BIST-Based Diagnosis of FPGA Logic Blocks," IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 12, pp. 1284-1294, Dec. 2004.
[6] A. Doumar and H. Ito, "Detecting, Diagnosing, and Tolerating Faults in SRAM-Based Filed Programmable Gate Arrays: A Survey," IEEE Trans. Very Large Scale Integration Systems, vol. 11, no. 3, pp. 386-405, June 2003.
[7] F.A. Bower, P.G. Shealy, S. Ozev, and D.J. Sorin, "Tolerating Hard Faults in Microprocessor Array Structures," Proc. Int'l Conf. Dependable Systems and Networks, pp. 51-60, 2004.
[8] P. Maxumder and Y.-S. Jih, "Restructuring of Square Processor Arrays by Built-In Self-Repair Circuit," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 9, pp. 1255-1265, Sept. 1993.
[9] J. Rajski and J. Tyszer, "Diagnosis of Scan Cells in BIST Environment," IEEE Trans. Computers, vol. 48, no. 7, pp. 724-731, July 1999.
[10] J.C.-M. Li, H.-M. Lin, and F.-M. Wang, "Column Parity Row Selection (CPRS) BIST Diagnosis Technique: Modeling and Analysis," IEEE Trans. Computers, vol. 56, no. 3, pp. 402-414, Mar. 2007.
[11] Y. Wu and S.M.I. Adham, "Scan-Based BIST Fault Diagnosis," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 2, pp. 203-211, Feb. 1999.
[12] M.G. Karpovsky and S.M. Chaudhry, "Design of Self-Diagnostic Boards by Multiple Signature Analysis," IEEE Trans. Computers, vol. 42, no. 9, pp. 1035-1043, Sept. 1993.
[13] X. Tang and S. Wang, "A Self-Diagnosis Technique Using Reed-Solomon Codes for Self-Repairing Chips," Proc. Int'l Conf. Dependable Systems and Networks, June 2009.
[14] S. Wang, "A BIST TPG for Low Power Dissipation and High Fault Coverage," IEEE Trans. Very Large Scale Integration Systems, vol. 15, no. 7, pp. 777-789, July 2007.
[15] R. Blahut, Algebraic Codes for Data Transmission. Cambridge Univ. Press, 2003.
[16] R. Chien, "Cyclic Decoding Procedure for the Bose-Chaudhuri-Hocquenghem Codes," IEEE Trans. Information Theory, vol. IT-10, no. 4, pp. 357-363, Oct. 1964.
[17] H. Lee, "An Area-Efficient Euclidean Algorithm Block for Reed-Solomon Decoder," Proc. IEEE Computer Soc. Ann. Symp. in VLSI, pp. 209-210, 2003.
[18] X. Youzhi, "Implementation of Berlekamp-Massey Algorithm without Inversion," Comm., Speech and Vision, IEE Proc. I, vol. 138, no. 3, pp. 138-140, June 1991.
[19] D.V. Sarwate and N.R. Shanbhag, "High-Speed Architectures for Reed-Solomon Decoders," IEEE Trans. Very Large Scale Integration Systems, vol. 9, no. 5, pp. 641-655, Oct. 2001.
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool