
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Suzana Stojković;, Dragan Janković;, Radomir S. Stanković;, "An Improved Algorithm for the Construction of Decision Diagrams by Rearranging and Partitioning the Input Cube Set," IEEE Transactions on Computers, vol. 59, no. 8, pp. 11051119, August, 2010.  
BibTex  x  
@article{ 10.1109/TC.2010.21, author = {Suzana Stojković; and Dragan Janković; and Radomir S. Stanković;}, title = {An Improved Algorithm for the Construction of Decision Diagrams by Rearranging and Partitioning the Input Cube Set}, journal ={IEEE Transactions on Computers}, volume = {59}, number = {8}, issn = {00189340}, year = {2010}, pages = {11051119}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.21}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  An Improved Algorithm for the Construction of Decision Diagrams by Rearranging and Partitioning the Input Cube Set IS  8 SN  00189340 SP1105 EP1119 EPD  11051119 A1  Suzana Stojković;, A1  Dragan Janković;, A1  Radomir S. Stanković;, PY  2010 KW  Cubes KW  decision diagrams KW  decision diagrams construction. VL  59 JA  IEEE Transactions on Computers ER   
[1] K.S. Brace, R.L. Rudell, and R.E. Bryant, "Efficient Implementation of a BDD Package," Proc. Design Automation Conf., pp. 4045, 1990.
[2] R.E. Bryant, "GraphBased Algorithms for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 8, pp. 677691, Aug. 1986.
[3] R. Drechsler and B. Becker, "Ordered Kronecker Functional Decision Diagrams—A Data Structure for Representation and Manipulation of Boolean Functions," IEEE Trans. CAD, vol. 17, no. 10, pp. 965973, Oct. 1998.
[4] R. Drechsler and B. Becker, Binary Decision Diagrams: Theory and Implementation. Kluwer Academic Publishers, 1998.
[5] G.D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers, 1996.
[6] D.M. Miller, "Spectral Transformation of MultipleValued Decision Diagrams," Proc. 24th Int'l Symp. MultipleValued Logic, pp. 8996, 1994.
[7] D.M. Miller and R. Drechsler, "Implementing a MultipleValued Decision Diagram Package," Proc. 28th Int'l Symp. MultipleValued Logic, pp. 5257, 1998.
[8] S. Minato, Binary Decision Diagrams and Applications for VLSI CAD. Kluwer Academic Publishers, 1996.
[9] R.S. Stanković and J. Astola, Spectral Interpretation of Decision Diagrams. SpringerVerlag, 2003.
[10] S. Stojković, "UDDP—Universal Decision Diagram Package," Acta Electrica et Informatica, vol. 5, no. 1, pp. 3441, 2005.
[11] D. Janković, "A New Approach in Implementation of MVL DD Package," Proc. Workshop Computational Intelligence, pp. 107128, 2001.
[12] R. Drechsler, D. Janković, and R.S. Stanković, "Generic Implementation of MultiValued Logic Decision Diagram Packages," J. MultipleValued Logic and Soft Computing, vol. 11, pp. 118, 2005.
[13] R. Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams," Proc. Int'l Conf. ComputerAided Design, pp. 139144, 1993.
[14] D. Janković, W. Guenther, and R. Drechsler, "Lower Bound Sifting for MDDs," Proc. 30th Int'l Symp. MultipleValued Logic, pp. 193198, 2000.
[15] B. Yang, Y.A. Chen, R.E. Bryant, and D.R. O'Hallaron, "Space and TimeEfficient BDD Construction via Working Set Control," Proc. AsianSouth Pacific Design Automation Conf., pp. 423432, Feb. 1998.
[16] S. Minato, "Streaming BDD Manipulation," IEEE Trans. Computers, vol. 51, no. 5, pp. 474485, May 2002.
[17] S. Minato and S. Ishihara, "Streaming BDD Manipulation for LargeScale Combinatorial Problems," Proc. ACM/IEEE Design, Automation and Test in Europe (DATE '01), pp. 702707, Mar. 2001.
[18] R. Ebnet, G. Fey, and R. Drechsler, Advanced BDD Optimization. Springer, 2005.
[19] H. Ochi, N. Ishiura, and S. Yajima, "BreadthFirst Manipulation of SBDD of Boolean Functions for Vector Processing," Proc. Design Automation Conf., pp. 413416, June 1991.
[20] H. Ochi, N. Ishiura, and S. Yajima, "BreadthFirst Manipulation of Very Large BinaryDecision Diagrams," Proc. Int'l. Conf. ComputerAided Design, pp. 413416, Nov. 1993.
[21] R.K. Ranjan, J.V. Sanghavi, R.K. Brayton, and A. SangiovanniVincentelli, "High Performance BDD Package Based on Exploiting Memory Hierarchy," Proc. ACM/IEEE Design Automation Conf., pp. 635640, June 1996.
[22] F. Somenzi, CUDD Release 2.4.1, http://vlsi.colorado.edu/~fabio CUDD/, 2010.
[23] Y.A. Chen, B. Yang, and R.E. Bryant, "BreadthFirst with DepthFirst BDD Construction: A Hybrid Approach," Technical Report CMUCS97120, School of Computer Science, Carnegie Mellon Univ., 1997.
[24] B. Yang, Y.A. Chen, R.E. Brayant, and D.R. O'Hallaron, "Space and TimeEfficient BDD Construction via Working Set Control," Proc. Asia and South Pacific Design Automation Conf. (ASPDAC), pp. 423432, 1998.
[25] I.K. Brayton, M. Chiodo, R. Hojati, T. Kam, K. Kodandapani, R.P. Kurshan, S. Maiik, A.L. SangiovanniVincentelli, E.M. Sentovich, T. Shiple, K.J. Singh, and H.Y. Wang, "BLIFMV: An Interchange Format for Design Verification and Synthesis," Technical Report UCB/ERL M91/97, Electronics Research Lab, Univ. of California, Nov. 1991.
[26] R.K. Brayton, A.L. SangiovanniVincentelli, C.T. McMullen, and G.D. Hactel, Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, 1984.