
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Haohuan Fu, Oskar Mencer, Wayne Luk, "FPGA Designs with Optimized Logarithmic Arithmetic," IEEE Transactions on Computers, vol. 59, no. 7, pp. 10001006, July, 2010.  
BibTex  x  
@article{ 10.1109/TC.2010.51, author = {Haohuan Fu and Oskar Mencer and Wayne Luk}, title = {FPGA Designs with Optimized Logarithmic Arithmetic}, journal ={IEEE Transactions on Computers}, volume = {59}, number = {7}, issn = {00189340}, year = {2010}, pages = {10001006}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.51}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  FPGA Designs with Optimized Logarithmic Arithmetic IS  7 SN  00189340 SP1000 EP1006 EPD  10001006 A1  Haohuan Fu, A1  Oskar Mencer, A1  Wayne Luk, PY  2010 KW  Reconfigurable hardware KW  specialpurpose and applicationbased systems KW  computer systems organization KW  computer arithmetic KW  general KW  numerical analysis KW  mathematics of computing. VL  59 JA  IEEE Transactions on Computers ER   
[1] E. Swartzlander, D. Chandra, H. Nagle, and S. Starks, "Sign/Logarithm Arithmetic for FFT Implementation," IEEE Trans. Computers, vol. 32, no. 6, pp. 526534, June 1983.
[2] M. Arnold, T. Bailey, J. Cowles, and J. Cupal, "Redundant Logarithmic Arithmetic," IEEE Trans. Computers, vol. 39, no. 8, pp. 10771086, Aug. 1990.
[3] H. Fu, O. Mencer, and W. Luk, "Optimizing Logarithmic Arithmetic on FPGAs," Proc. IEEE Int'l Symp. FieldProgrammable Custom Computing Machines (FCCM), pp. 163172, 2007.
[4] M. Haselman, M. Beauchamp, K. Underwood, and K. Hemmert, "A Comparison of Floating Point and Logarithmic Number Systems for FPGAs," Proc. IEEE Int'l Symp. FieldProgrammable Custom Computing Machines (FCCM), pp. 181190, 2005.
[5] D. Lewis, "An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolator," Proc. Symp. Computer Arithmetic (ARITH), pp. 29, 1993.
[6] J. Coleman, E. Chester, C. Softley, and J. Kadlec, "Arithmetic on the European Logarithmic Microprocessor," IEEE Trans. Computers, vol. 49, no. 7, pp. 702715, July 2000.
[7] B. Lee and N. Burgess, "A Parallel LookUp Logarithmic Number System Addition/Subtraction Scheme for FPGA," Proc. Int'l Conf. FieldProgrammable Technology (FPT), pp. 7683, 2003.
[8] C. Chen, R. Chen, and C. Yang, "Pipelined Computation of Very Large WordLength LNS Addition/Subtraction with Polynomial Hardware Cost," IEEE Trans. Computers, vol. 49, no. 7, pp. 716726, July 2000.
[9] C. Chen and R. Chen, "Performance Improved Computation of Very Large WordLength LNS Addition/Subtraction Using SignedDigit Arithmetic," Proc. IEEE Int'l Conf. ApplicationSpecific Systems, Architectures and Processors (ASAP), pp. 337347, 2003.
[10] J. Volder, "The CORDIC Trigonometric Computing Technique," IRE Trans. Electronic Computing, vol. EC8, pp. 330334, 1959.
[11] V. Paliouras and T. Stouraitis, "A Novel Algorithm for Accurate Logarithmic Number System Subtraction," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 4, pp. 268271, 1996.
[12] M. Arnold, "Iterative Methods for Logarithmic Subtraction," Proc. IEEE Int'l Conf. ApplicationSpecific Systems, Architectures and Processors (ASAP), pp. 315325, 2003.
[13] M. Arnold, "Improved Cotransformation for LNS Subtraction," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 2, pp. 752755, 2002.
[14] R. Matousek, M. Tichy, Z. Pohl, J. Kadlec, C. Softley, and N. Coleman, "Logarithmic Number System and FloatingPoint Arithmetic on FPGA," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 627636, 2002.
[15] J. Detrey and F. Dinechin, "A Tool for Unbiased Comparison between Logarithmic and FloatingPoint Arithmetic," J. VLSI Signal Processing, vol. 49, no. 1, pp. 161175, Oct. 2007.
[16] J. Muller, Elementary Functions: Algorithms and Implementation. Springer, 2006.
[17] M. Arnold and C. Walter, "Unrestricted Faithful Rounding is Good Enough for Some LNS Application," Proc. Symp. Computer Arithmetic (ARITH), pp. 237246, 2001.
[18] M. Arnold, "Design of a Faithful LNS Interpolator," Proc. Euromicro Symp. Digital Systems Design, pp. 336345, 2001.
[19] Virtex4 Family Overview, Xilinx, Inc., http:/www.xilinx.com, 2007.
[20] O. Mencer, "ASC, a Stream Compiler for Computing with FPGAs," IEEE Trans. ComputerAided Design, vol. 25, no. 9, pp. 16031617, Sept. 2006.
[21] L. Ingber, Adaptive Simulated Annealing (ASA) 25.15, http:/www.ingber. com, 2004.
[22] M. Gokhale, J. Frigo, C. Ahrens, J. Tripp, and R. Minnich, "Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 95104, 2004.