
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Ghassem Jaberipur, Behrooz Parhami, Saeid Gorgin, "RedundantDigit FloatingPoint Addition Scheme Based on a Stored Rounding Value," IEEE Transactions on Computers, vol. 59, no. 5, pp. 694706, May, 2010.  
BibTex  x  
@article{ 10.1109/TC.2009.152, author = {Ghassem Jaberipur and Behrooz Parhami and Saeid Gorgin}, title = {RedundantDigit FloatingPoint Addition Scheme Based on a Stored Rounding Value}, journal ={IEEE Transactions on Computers}, volume = {59}, number = {5}, issn = {00189340}, year = {2010}, pages = {694706}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2009.152}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  RedundantDigit FloatingPoint Addition Scheme Based on a Stored Rounding Value IS  5 SN  00189340 SP694 EP706 EPD  694706 A1  Ghassem Jaberipur, A1  Behrooz Parhami, A1  Saeid Gorgin, PY  2010 KW  Adder/subtractor KW  computer arithmetic KW  floating point KW  redundant format KW  rounding KW  signeddigit number system. VL  59 JA  IEEE Transactions on Computers ER   
[1] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, second ed. Oxford Univ. Press, 2010.
[2] Institute of Electrical and Electronics Engineers, IEEE Standard for Binary FloatingPoint Arithmetic, ANSI/IEEE Std 7541985, Aug. 1985.
[3] Institute of Electrical and Electronics Engineers, IEEE Standard for FloatingPoint Arithmetic, IEEE Std 7542008, Aug. 2008.
[4] T.J. Lin, H.Y. Lin, C.M. Chao, and C.W. Liu, "A Compact DSP Core with Static FloatingPoint Arithmetic," J. VLSI Signal Processing, vol. 42, no. 2, pp. 127138, Feb. 2006.
[5] R. Oslejsek and J. Sochor, "Generic Graphics Architecture," Proc. Conf. Theory and Practice of Computer Graphics, pp. 105112, 2003.
[6] P.M. Farmwald, "On the Design of High Performance Digital Arithmetic Units," PhD thesis, Stanford Univ., Aug. 1981.
[7] A.M. Nielsen, D.W. Matula, C.N. Lyu, and G. Even, "An IEEE Compliant FloatingPoint Adder that Conforms with the Pipelined PacketForwarding Paradigm," IEEE Trans. Computers, vol. 49, no. 1, pp. 3347, Jan. 2000.
[8] S.F. Oberman and M.J. Flynn, "Reducing the Mean Latency of FloatingPoint Addition," Theoretical Computer Science, vol. 196, pp. 201214, 1998.
[9] P.M. Seidel and G. Even, "On the Design of Fast IEEE FloatingPoint Adders," Proc. 15th IEEE Symp. Computer Arithmetic, pp. 184194, 2001.
[10] H.A.H. Fahmy and M.J. Flynn, "The Case for a Redundant Format in FloatingPoint Arithmetic," Proc. 16th IEEE Symp. Computer Arithmetic, pp. 95102, 2003.
[11] G. Jaberipur, B. Parhami, and M. Ghodsi, "Weighted TwoValued DigitSet Encodings: Unifying Efficient Hardware Representation Schemes for Redundant Number Systems," IEEE Trans. Circuits and Systems I, vol. 52, no. 7, pp. 13481357, July 2005.
[12] H.A.H. Fahmy, "A Redundant Digit Floating Point System," PhD thesis, Stanford Univ., June 2003.
[13] S.G. Campbell, "FloatingPoint Operations," Planning a Computer System, W. Buchholz, ed., pp. 92106, McGrawHill, 1962.
[14] S.F. Anderson, J.G. Earle, R.E. Goldschmidt, and D.M. Powers, "The IBM System/360 Model 91: FloatingPoint Execution Unit," IBM J. Research and Development, vol. 11, no. 1, pp. 3453, 1967.
[15] P.M. Seidel and G. Even, "DelayOptimized Implementation of IEEE FloatingPoint Addition," IEEE Trans. Computers, vol. 53, no. 2, pp. 97113, Feb. 2004.
[16] S. Vassiliadis, D.S. Lemon, and M. Putrino, "S/370 SignMagnitude FloatingPoint Adder," IEEE J. SolidState Circuits, vol. 24, no. 4, pp. 10621070, Aug. 1989.
[17] D.W. Matula and A.M. Nielsen, "Pipelined PacketForwarding Floating Point: I. Foundations and a Rounder," Proc. 13th IEEE Symp. Computer Arithmetic, pp. 140147, 1997.
[18] G. Jaberipur, B. Parhami, and M. Ghodsi, "An Efficient Universal Addition Scheme for All HybridRedundant Representations with Weighted BitSet Encoding," J. VLSI Signal Processing, vol. 42, no. 2, pp. 149158, Feb. 2006.
[19] M.C. Mekhallalati and M.K. Ibrahim, "New High Radix Maximally Redundant Signed Digit Adder," Proc. Int'l Symp. Circuits and Systems, vol. 1, pp. 459462, 1999.
[20] G. Jaberipur and S. Gorgin, "A Nonspeculative OneStep Maximally Redundant Signed Digit Adder," Comm. Computer and Information Science, vol. 6, pp. 235242, 2008.
[21] G. Jaberipur and B. Parhami, "ConstantTime Addition with HybridRedundant Numbers: Theory and Implementations," Integration: The VLSI J., vol. 41, no. 1, pp. 4964, Jan. 2008.
[22] M. Daumas and D.W. Matula, "Further Reducing the Redundancy of a Notation over a Minimally Redundant Digit Set," J. VLSI Signal Processing, vol. 33, pp. 718, 2003.
[23] H.A.H. Fahmy and M.J. Flynn, "Rounding in Redundant Digit Floating Point Systems," Proc. SPIE Conf. Algorithms, Architectures, and Devices, Aug. 2003.