Issue No.05 - May (2010 vol.59)
Javier Carretero , Intel Barcelona Research Center, Intel Labs, Barcelona
Xavier Vera , Intel Barcelona Research Center, Intel Labs, Barcelona
Pedro Chaparro , Intel Barcelona Research Center, Intel Labs, Barcelona
Jaume Abella , Intel Barcelona Research Center, Intel Labs, Barcelona
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2009.139
Technology scaling leads to burn-in phase out and higher postsilicon test complexity, which increases in-the-field failure rate due to both latent defects and actual errors, respectively. As a consequence, current reliability qualification methods will likely be infeasible. Microarchitecture knowledge of application runtime behavior offers a possibility to have low-cost continuous online testing techniques detect hard errors in the field. Whereas data can be protected with redundancy (like parity or ECC), there is a lack of mechanism for control logic. This paper proposes a microarchitectural approach for validating that the memory order buffer logic works correctly. Our design relies on a small cache-like structure that keeps track of the last store to each cached address. Each load is checked to have obtained the data from the youngest older producing store. We present three different implementations of this idea, offering different trade-offs for error coverage, performance overhead, and design complexity.
Online testing, memory order buffer, control logic, microarchitecture, error detection, soft errors, defects.
Javier Carretero, Xavier Vera, Pedro Chaparro, Jaume Abella, "Microarchitectural Online Testing for Failure Detection in Memory Order Buffers", IEEE Transactions on Computers, vol.59, no. 5, pp. 623-637, May 2010, doi:10.1109/TC.2009.139