
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Mehran MozaffariKermani, Arash ReyhaniMasoleh, "Concurrent StructureIndependent Fault Detection Schemes for the Advanced Encryption Standard," IEEE Transactions on Computers, vol. 59, no. 5, pp. 608622, May, 2010.  
BibTex  x  
@article{ 10.1109/TC.2010.33, author = {Mehran MozaffariKermani and Arash ReyhaniMasoleh}, title = {Concurrent StructureIndependent Fault Detection Schemes for the Advanced Encryption Standard}, journal ={IEEE Transactions on Computers}, volume = {59}, number = {5}, issn = {00189340}, year = {2010}, pages = {608622}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2010.33}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Concurrent StructureIndependent Fault Detection Schemes for the Advanced Encryption Standard IS  5 SN  00189340 SP608 EP622 EPD  608622 A1  Mehran MozaffariKermani, A1  Arash ReyhaniMasoleh, PY  2010 KW  Advanced encryption standard KW  concurrent error detection (CED) KW  reliability KW  signaturebased fault detection. VL  59 JA  IEEE Transactions on Computers ER   
[1] National Institute of Standards and Tech nologies, "Announcing the Advanced Encryption Standard (AES)," Federal Information Processing Standards Publication, no. 197, Nov. 2001.
[2] M. Akkar and C. Giraud, "An Implementation of DES and AES, Secure against Some Attacks," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '01), pp. 315325, May 2001.
[3] S. Trimberger, "Security in SRAM FPGAs," IEEE Design and Test of Computers, vol. 24, no. 6, p. 581, Nov. 2007.
[4] Xilinx, http:/www.xilinx.com/, 2010.
[5] P. Dusart, G. Letourneux, and O. Vivolo, "Differential Fault Analysis on AES," Proc. Int'l Conf. Applied Cryptography and Network Security (ACNS '03), pp. 293306, Oct. 2003.
[6] G. Piret and J.J. Quisquater, "A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '03), pp. 7788, Sept. 2003.
[7] J. Blomer and V. Krummel, "Fault Based Collision Attacks on AES," Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '06), pp. 106120, Oct. 2006.
[8] G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, "A Parity Code Based Fault Detection for an Implementation of the Advanced Encryption Standard," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '02), pp. 5159, Nov. 2002.
[9] R. Karri, G. Kuznetsov, and M. Goessel, "ParityBased Concurrent Error Detection of SubstitutionPermutation Network Block Ciphers," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '03), pp. 113124, Sept. 2003.
[10] G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, "Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard," IEEE Trans. Computers, vol. 52, no. 4, pp. 492505, Apr. 2003.
[11] G. Bertoni, L. Breveglieri, I. Koren, and P. Maistri, "An Efficient HardwareBased Fault Diagnosis Scheme for AES: Performances and Cost," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '04), pp. 130138, Oct. 2004.
[12] L. Breveglieri, I. Koren, and P. Maistri, "Incorporating Error Detection and Online Reconfiguration into a Regular Architecture for the AES," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '05), pp. 7280, Oct. 2005.
[13] K. Wu, R. Karri, G. Kuznetsov, and M. Goessel, "Low Cost Concurrent Error Detection for the Advanced Encryption Standard," Proc. Int'l Test Conf. '04, pp. 12421248, Oct. 2004.
[14] R. Karri, K. Wu, P. Mishra, and K. Yongkook, "FaultBased Side Channel Cryptanalysis Tolerant Rijndael Symmetric Block Cipher Architecture," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '01), pp. 418426, Oct. 2001.
[15] C.H. Yen and B.F. Wu, "Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard," IEEE Trans. Computers, vol. 55, no. 6, pp. 720731, June 2006.
[16] T.G. Malkin, F.X. Standaert, and M. Yung, "A Comparative Cost/Security Analysis of Fault Attack Countermeasures," Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '06), pp. 159172, Oct. 2006.
[17] A. Satoh, T. Sugawara, N. Homma, and T. Aoki, "HighPerformance Concurrent Error Detection Scheme for AES Hardware," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '08), pp. 100112, Aug. 2008.
[18] M. MozaffariKermani and A. ReyhaniMasoleh, "A Lightweight Concurrent Fault Detection Scheme for the AES SBoxes Using Normal Basis," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '08), pp. 113129, Aug. 2008.
[19] M. Karpovsky, K.J. Kulikowski, and A. Taubin, "Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard," Proc. Conf. Smart Card Research and Advanced Applications (CARDIS '04), vol. 153, pp. 177192, Aug. 2004.
[20] P. Maistri and R. Leveugle, "DoubleDataRate Computation as a Countermeasure against Fault Analysis," IEEE Trans. Computers, vol. 57, no. 11, pp. 15281539, Nov. 2008.
[21] C. Moratelli, F. Ghellar, E. Cota, and M. Lubaszewski, "A FaultTolerant DFAResistant AES Core," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '08), pp. 244247, May 2008.
[22] A. ReyhaniMasoleh and M. Hasan, "Low Complexity Bit Parallel Architectures for Polynomial Basis Multiplication over $GF({2^{m}})$ ," IEEE Trans. Computers, vol. 53, no. 8, pp. 945959, Aug. 2004.
[23] X. Zhang and K.K. Parhi, "HighSpeed VLSI Architectures for the AES Algorithm," IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 9, pp. 957967, Sept. 2004.
[24] R. Zimmermann and W. Fichtner, "LowPower Logic Styles: CMOS versus PassTransistor Logic," IEEE J. SolidState Circuits, vol. 32, no. 7, pp. 10791090, 1997.
[25] L. Breveglieri, I. Koren, and P. Maistri, "An OperationCentered Approach to Fault Detection in Symmetric Cryptography Ciphers," IEEE Trans. Computers, vol. 56, no. 5, pp. 534540, May 2007.
[26] M. George and P. Alfke, "Linear Feedback Shift Registers in Virtex Devices," Xilinx Application Note 210, http://www.xilinx.com/support/documentation/ application_notesxapp210.pdf, 2010.
[27] A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A Compact Rijndael Hardware Architecture with SBox Optimization," Proc. Int'l Conf. Theory and Application of Cryptology and Information Security: Advances in Cryptology (ASIACRYPT '01), pp. 239254, Dec. 2001.
[28] S. Morioka and A. Satoh, "An Optimized SBox Circuit Architecture for Low Power AES Design," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '02), pp. 172186, Aug. 2002.
[29] F.X. Standaert, G. Rouvroy, J.J. Quisquater, and J.D. Legat, "Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '03), pp. 334350, Sept. 2003.
[30] D. Canright, "A Very Compact SBox for AES," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 441455, Sept. 2005.
[31] C. Moratelli, E. Cota, and M. Lubaszewski, "A Cryptography Core Tolerant to DFA Fault Attacks," Proc. Ann. Symp. Integrated Circuits and Systems Design (SBCCI '06), pp. 190195, Sept. 2006.
[32] M. MozaffariKermani and A. ReyhaniMasoleh, "A StructureIndependent Approach for Fault Detection Hardware Implementations of the Advanced Encryption Standard," Proc. Int'l Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '07), pp. 4753, Sept. 2007.