The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - March (2010 vol.59)
pp: 400-415
Rodolfo Pellizzoni , University of Illinois at Urbana-Champaign, Urbana
Marco Caccamo , University of Illinois at Urbana-Champaign, Urbana
ABSTRACT
The integration phase of real-time COTS-based systems is challenging. When multiple tasks run concurrently, the interference at the bus level between cache fetching activities and I/O peripheral transactions is significant and causes unpredictable behaviors: experimentally, we show that tasks can have computation time variance up to 46 percent in a typical embedded system. In this work, we present a theoretical framework able to model the interaction between CPU and peripherals contending for shared main memory through the Front Side Bus (FSB). We first show how to compute worst case execution time (WCET) for a task given a trace of its cache activity and given an upper bound function that models peripheral activities. Then, we show how the analysis can be extended to a multitasking environment assuming a restricted-preemption model. Finally, we introduce the novel idea of “hardware server” as a means of controlling the unpredictable behavior of COTS peripheral components.
INDEX TERMS
Real-time resource management, components-off-the-shelf, WCET estimation, system integration.
CITATION
Rodolfo Pellizzoni, Marco Caccamo, "Impact of Peripheral-Processor Interference on WCET Analysis of Real-Time Embedded Systems", IEEE Transactions on Computers, vol.59, no. 3, pp. 400-415, March 2010, doi:10.1109/TC.2009.156
REFERENCES
[1] T. Baker, “Lessons Learned Integrating Cots into Systems,” Proc. First Int'l Conf. COTS-Based Software Systems (ICCBSS '02), Feb. 2002.
[2] T. Carpenter, K. Driscoll, K. Hoyme, and J. Carciofini, “Arinc 659 Scheduling: Problem Definition,” Proc. IEEE Real-Time Systems Symp., pp. 165-169, 1994.
[3] K. Hoyme and K. Driscoll, “Safebus(tm),” Proc. IEEE Aerospace Electronics and Systems Magazine, pp. 34-39, Mar. 1993.
[4] ARINC 659 Specification, Aeronautical Radio, Inc., http:/www. arinc.com/, 2009.
[5] Conventional PCI 3.0, PCI-X 2.0 and PCI-E 2.0 Specifications, PCI SIG, http:/www.pcisig.com, 2009.
[6] S. Edwards and E. Lee, “The Case for the Precision Timed (Pret) Machine,” Technical Report UCB/EECS-2006-149, EECS Department, Univ. of California, http://www.eecs.berkeley.edu/Pubs/TechRpts/ 2006EECS-2006-149.html, Nov. 2006.
[7] ARINC 653 Specification, Aeronautical Radio, Inc., http:/www. arinc.com/, 2009.
[8] Discovery II PowerPC System Controller MV64360 Specifications, Marvell, http:/www.marvell.com/, 2009.
[9] C. Liu and J. Layland, “Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment,” J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
[10] S. Baruah, “The Limited-Preemption Uniprocessor Scheduling of Sporadic Task Systems,” Proc. EuroMicro Conf. Real-Time Systems, pp. 137-144, July 2005.
[11] J.W.S. Liu, Real-Time Systems. Prentice Hall, 2000.
[12] Torrenza Initiative, Advanced Micro Devices, Inc., http://enterprise.amd.com/us-en/AMD-Business/ Technology-Home Torrenza.aspx, 2009.
[13] S. Schönberg, “Impact of Pci-Bus Load on Applications in a Pc Architecture,” Proc. 24th IEEE Int'l Real-Time Systems Symp., Dec. 2003.
[14] R. Pellizzoni, M. Nam, R. Bradford, and L. Sha, “A Network Calculus Based Analysis for the Pci Bus,” technical report, Univ. of Illinois at Urbana-Champaign, https://netfiles.uiuc.edu/ rpelliz2www/, Jan. 2009.
[15] J.-Y.L. Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer, 2001.
[16] E. Wandeler, L. Thiele, M. Verhoef, and P. Lieverse, “System Architecture Evaluation Using Modular Performance Analysis: A Case Study,” Int'l J. on Software Tools for Technology Transfer, vol. 9, no. 6, pp. 649-667, Nov. 2006.
[17] H. Ramaprasad and F. Mueller, “Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns,” Proc. IEEE Real-Time and Embedded Technology and Application Symp., Mar. 2005.
[18] R. Pellizzoni, B.D. Bui, M. Caccamo, and L. Sha, “Coscheduling of Real-Time Tasks and PCI Bus Transactions,” technical report, Univ. of Illinois at Urbana-Champaign, https://netfiles.uiuc.edu/rpelliz2www/, Oct. 2008.
[19] B.D. Bui, M. Caccamo, L. Sha, and J. Martinez, “Design and Evaluation of a Cache Partitioned Environment for Real-Time Embedded Systems,” Proc. 14th IEEE Int'l Conf. Embedded and Real-Time Computing Systems and Applications (RTCSA), 2008.
[20] S. Baruah, L. Rosier, and R. Howell, “Algorithms and Complexity Concerning the Preemptive Scheduling of Periodic Real-Time Tasks on One Processor,” J. Real-Time Systems, vol. 2, pp. 301-324, 1990.
[21] R. Pellizzoni and M. Caccamo, “Towards the Predictable Integration of Real-Time COTS Based Systems,” Proc. 28th IEEE Real-Time System Symp., Dec. 2007.
[22] T.-Y. Huang, J.W.S. Liu, and J.-Y. Chung, “Allowing Cycle-Stealing Direct Memory Access i/o Concurrent with Hard-Real-Time Programs,” Proc. Int'l Conf. Parallel and Distributed Systems, 1996.
[23] M. Lewandowski, M. Stanovich, T. Baker, K. Gopalan, and A. Wang, “Modeling Device Driver Effects in Real-Time Schedulability: Study of a Network Driver,” Proc. 13th IEEE Real Time Application Symp., Apr. 2007.
[24] M. Stanovich, T. Baker, and A. Wang, “Throttling On-Disk Schedulers to Meet Soft-Real-Time Requirements,” Proc. 14th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Apr. 2008.
[25] J. Rosen, P.E.A. Andrei, and Z. Peng, “Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip,” Proc. 28th IEEE Real-Time System Symp., Dec. 2007.
[26] H. Ramaprasad and F. Mueller, “Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks,” Proc. IEEE Real-Time and Embedded Technology and Application Symp., Apr. 2006.
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool