This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Comprehensive Framework for Logic Diagnosis of Arbitrary Defects
March 2010 (vol. 59 no. 3)
pp. 289-300
Alberto Bosio, Université de Montpellier 2 / CNRS, Montpellier
Patrick Girard, Université de Montpellier 2 / CNRS, Montpellier
Serge Pravossoudovitch, Université de Montpellier 2 / CNRS, Montpellier
Arnaud Virazel, Université de Montpellier 2 / CNRS, Montpellier
This paper presents a comprehensive framework for logic diagnosis consisting of two main phases. In the first phase, a set of suspected faulty sites is obtained by applying an approach based on an Effect-Cause analysis. Then, in the second phase, a set of realistic fault models is associated with each suspected faulty site by analyzing specific information, called fault evidences, collected during the first phase. The main advantage of the proposed methodology is its capability to deal with several fault models at the same time. Another advantage is that it is able to handle both single and multiple fault occurrences. Experiments on ISCAS85, ISCAS89, and ITC99 benchmark circuits show the efficiency of the proposed method both in terms of diagnosis resolution and accuracy of the predicted fault models.

[1] J.M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design. IEEE Press, 1990.
[2] J.A. Waicukauski and E. Lindbloom, “Failure Diagnosis of Structured VLSI,” IEEE Design & Test of Computers, vol. 6, no. 4, pp. 49-60, July 1989.
[3] I. Pomeranz, “On Pass/Fail Dictionaries for Scan Circuits,” Proc. IEEE Asian Test Symp., pp. 51-56, 2001.
[4] I. Pomeranz and S.M. Reddy, “On Dictionary-Based Fault Location in Digital Logic Circuits,” IEEE Trans. Computers, vol. 46, no. 1, pp. 48-59, Jan. 1997.
[5] M. Abramovici, P.R. Menon, and D.T. Miller, “Critical Path Tracing—an Alternative to Fault Simulation,” IEEE Design & Test of Computers, vol. 1, no. 1, pp. 83-92, Feb. 1984.
[6] K. Shigeta and T. Ishiyama, “An Improved Fault Diagnosis Algorithm Based on Path Tracing with Dynamic Circuit Extraction,” Proc. IEEE Int'l Test Conf., pp. 235-244, 2000.
[7] S. Venkataraman and S.B. Drummonds, “Poirot: Applications of a Logic Fault Diagnosis Tool,” IEEE Design & Test of Computer, vol. 18, no. 1, pp. 19-30, Jan./Feb. 2001.
[8] R. Desineni, O. Poku, and R.D. Blanton, “A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior,” Proc. IEEE Int'l Test Conf., pp. 1-10, 2006.
[9] M.E. Amyeen, D. Nayak, and S. Venkataraman, “Improving Precision Using Mixed-Level Fault Diagnosis,” Proc. IEEE Int'l Test Conf., pp. 1-10, 2006.
[10] J.B. Liu and A. Veneris, “Incremental Fault Diagnosis,” IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 24, no. 2, pp. 240-251, Feb. 2005.
[11] X. Fan, W. Moore, C. Hora, and G. Gronthoud, “A Novel Stuck-at Based Method for Transistor Stuck-Open Fault Diagnosis,” Proc. IEEE Int'l Test Conf., pp. 1-4, 2005.
[12] X. Fan, W. Moore, C. Hora, and G. Gronthoud, “Stuck-Open Fault Diagnosis with Stuck-at Model,” Proc. IEEE European Test Symp., pp. 182-187, 2005.
[13] P. Engelke, I. Polian, M. Renovell, and B. Becket, “Simulating Resistive Bridging and Stuck-at Faults,” Proc. IEEE Int'l Test Conf., pp. 1051-1059, 2003.
[14] D.B. Lavo, B. Chess, T. Larrabee, and F.J. Ferguson, “Diagnosing Realistic Bridging Faults with Single Stuck-at Information,” IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 17, no. 3, pp. 255-267, Mar. 1998.
[15] L.M. Huisman, “Diagnosing Arbitrary Defects in Logic Designs Using the Single Location at a Time (SLAT),” IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 23, no. 1, pp. 91-101, Jan. 2004.
[16] D.B. Lavo, I. Hartanto, and T. Larrabee, “Multiplets, Models, and the Search for Meaning: Improving Per-Test Fault Diagnosis,” Proc. IEEE Int'l Test Conf., pp. 250-259, 2002.
[17] S. Holst and H.-J. Wunderlich, “Adaptive Debug and Diagnosis without Fault Dictionaries,” Proc. IEEE European Test Symp., pp. 7-12, 2007.
[18] A. Rousset, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, “DERRIC: A Tool for Unified Logic Diagnosis,” Proc. IEEE European Test Symp., pp. 13-20, 2007.
[19] P. Girard, C. Landrault, and S. Pravossoudovitch, “Delay Fault Diagnosis by Critical-Path Tracing,” IEEE Design & Test of Computers, vol. 9, no. 4, pp. 27-32, Oct. 1992.
[20] M. Abramovici and M.A. Breuer, “Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis,” IEEE Trans. Computer, vol. 29, no. 6, pp. 451-460, June 1980.
[21] A. Rousset, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, “Fast Bridging Fault Diagnosis Using Logic Information,” Proc. IEEE Asian Test Symp., pp. 33-38, 2007.

Index Terms:
Diagnosis, critical path tracing, fault modeling, circuit simulation, fault simulation.
Citation:
Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, "A Comprehensive Framework for Logic Diagnosis of Arbitrary Defects," IEEE Transactions on Computers, vol. 59, no. 3, pp. 289-300, March 2010, doi:10.1109/TC.2009.177
Usage of this product signifies your acceptance of the Terms of Use.