
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Peter Kornerup, "Correcting the Normalization Shift of Redundant Binary Representations," IEEE Transactions on Computers, vol. 58, no. 10, pp. 14351439, October, 2009.  
BibTex  x  
@article{ 10.1109/TC.2009.38, author = {Peter Kornerup}, title = {Correcting the Normalization Shift of Redundant Binary Representations}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {10}, issn = {00189340}, year = {2009}, pages = {14351439}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2009.38}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Correcting the Normalization Shift of Redundant Binary Representations IS  10 SN  00189340 SP1435 EP1439 EPD  14351439 A1  Peter Kornerup, PY  2009 KW  Floatingpoint addition KW  normalization KW  leadingone determination (LOD) KW  leadingzero anticipation (LZA). VL  58 JA  IEEE Transactions on Computers ER   
[1] F. Arakawa, T. Hayashi, and M. Nishibori, “An Exact Leading NonZero Detector for a Floating Point Unit,” IEICE Trans. Electronics, vol. E88C, no. 4, pp. 570575, 2005.
[2] J.D. Bruguera and T. Lang, “LeadingOne Prediction with Concurrent Position Correction,” IEEE Trans. Computers, vol. 48, no. 10, pp. 10831097, Oct. 1999.
[3] M. Daumas and D.W. Matula, “Further Reducing the Redundancy of Notation over a Minimally Redundant Digit Set,” J. VLSI Signal Processing, vol. 33, nos. 1/2, pp. 718, 2003.
[4] C.N. Hinds and D.R. Lutz, “A Small and Fast Leading One Predictor Corrector Circuit,” Proc. 39th Asilomar Conf. Signals, Systems and Computers, pp. 11811185, 2005.
[5] E. Hokenek and R.K. Montoye, “LeadingZero Anticipator (LZA) in the IBM RISC System/6000 Floating Point Execution Unit,” IBM J. Research and Development, vol. 34, no. 1, pp. 7177, 1990.
[6] N. Ohkubo, M. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, “A 4.4 ns CMOS 54 $\times$ 54b Multiplier Using Pass Transistor Multiplexer,” IEEE J. Solid State Circuits, vol. 30, no. 3, pp. 251257, Mar. 1995.
[7] V.G. Oklobdzij, “An Algorithm and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis,” IEEE Trans. Very Large Scale Integration Systems, vol. 2, no. 1, pp. 124128, Mar. 1999.
[8] M. Olivieri, F. Pappalardo, S. Smorfa, and G. Visalli, “Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for FloatingPoint Arithmetic Units,” IEEE Trans. Circuits and Systems II, Express Briefs, vol. 54, no. 8, pp. 685689, Aug. 2007.
[9] M.S. Schmookler and K.I. Nowka, “Leading Zero Anticipation and Detection—A Comparison of Methods,” Proc. 15th IEEE Symp. Computer Arithmetic, pp. 712, 2001.
[10] G. Zhang, W.W. Hu, and Z.C. Qi, “Parallel Error Detection for Leading Zero Anticipation,” J. Computer Science & Technolology, vol. 21, no. 6, pp.901906, 2006.