
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
JinHao Tu, LanDa Van, "PowerEfficient Pipelined Reconfigurable FixedWidth BaughWooley Multipliers," IEEE Transactions on Computers, vol. 58, no. 10, pp. 13461355, October, 2009.  
BibTex  x  
@article{ 10.1109/TC.2009.89, author = {JinHao Tu and LanDa Van}, title = {PowerEfficient Pipelined Reconfigurable FixedWidth BaughWooley Multipliers}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {10}, issn = {00189340}, year = {2009}, pages = {13461355}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2009.89}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  PowerEfficient Pipelined Reconfigurable FixedWidth BaughWooley Multipliers IS  10 SN  00189340 SP1346 EP1355 EPD  13461355 A1  JinHao Tu, A1  LanDa Van, PY  2009 KW  BaughWooley algorithm KW  fullprecision multiplier KW  fixedwidth multiplier KW  pipeline KW  power efficient KW  and reconfigurable. VL  58 JA  IEEE Transactions on Computers ER   
[1] C.R. Baugh and B.A. Wooley, “A Two's Complement Parallel Array Multiplication Algorithm,” IEEE Trans. Computers, vol. 22, no. 12, pp. 10451047, Dec. 1973.
[2] A.D. Booth, “A Signed Binary Multiplication Techniques,” Quarterly J. Mechanics and Applied Math., vol. 4, pp. 236240, 1951.
[3] O.L. MacSorley, “HighSpeed Arithmetic in Binary Computer,” Proc. Conf. Institute of Radio Engineers (IRE '61), vol. 49, pp. 6791, 1961.
[4] K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. JohnWiley, 1979.
[5] F. Cavanagh, Digital Computer Arithmetic: Design and Implementation. McGrawHill, 1984.
[6] M.D. Ercegovac and T. Lang, Digital Arithmetic. Morgan and Kaufmann, 2004.
[7] S.L. Freeny, “SpecialPurpose Hardware for Digital Filtering,” Proc. IEEE, vol. 63, no. 4, pp. 633647, Apr. 1975.
[8] Y.C. Lim, “SinglePrecision Multiplier with Reduced Circuit Complexity for Signal Processing Applications,” IEEE Trans. Computers, vol. 41, no. 10, pp. 13331336, Oct. 1992.
[9] M.J. Schulte and E.E. SwartzlanderJr., “Truncated Multiplication with Correction Constant,” Proc. Workshop Very Large Scale Integration (VLSI) Systems Signal Processing, VI, pp. 388396, 1993.
[10] S.S. Kidambi, F. ElGuibaly, and A. Antoniou, “AreaEfficient Multipliers for Digital Signal Processing Applications,” IEEE Trans. Circuits and Systems, vol. 43, no. 2, pp. 9094, Feb. 1996.
[11] E.J. King and E.E. SwartzlanderJr., “DataDependent Truncation Scheme for Parallel Multipliers,” Proc. 31st Asilomar Conf. Signals, Systems, and Computers, vol. 2, pp. 11781182, 1997.
[12] E.E. SwartzlanderJr., “Truncated Multiplication with Approximate Rounding,” Proc. 33rd Asilomar Conf. Signals, Systems, and Computers, vol. 2, pp. 14801483, 1999.
[13] J.M. Jou, S.R. Kuang, and R.D. Chen, “Design of LowError FixedWidth Multiplier for DSP Applications,” IEEE Trans. Circuits and Systems, vol. 46, no. 6, pp. 836842, June 1999.
[14] L.D. Van, S.S. Wang, and W.S. Feng, “Design of the LowerError FixedWidth Multiplier and Its Application,” IEEE Trans. Circuits and Systems, vol. 47, no. 10, pp. 11121118, Oct. 2000.
[15] K.J. Cho, K.C. Lee, J.G. Chung, and K.K. Parhi, “Design LowError FixedWidth Modified Booth Multiplier,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 12, no. 5, pp.522531, May 2004.
[16] L.D. Van and C.C. Yang, “Generalized LowError AreaEfficient FixedWidth Multipliers,” IEEE Trans. Circuits and Systems I, vol. 52, no. 8, pp. 16081619, Aug. 2005.
[17] S. Krithivasan and M.J. Schulte, “Multiplier Architectures for Media Processing,” Proc. IEEE Asilomar Conf. Signals, Systems, and Computers, vol. 2, pp. 21932197, Nov. 2003.
[18] Y.H. Huang, H.P. Ma, M.L. Liou, and T.D. Chiueh, “A 1.1 G MAC/s SubwordParallel Digital Signal Processor for Wireless Communication Applications,” IEEE J. SolidState Circuits, vol. 39, no. 1, pp. 169183, Jan. 2004.
[19] S. Krithivasan, M.J. Schulte, and J. Glossner, “A SubwordParallel Multiplication and SumofSquares Unit,” Proc. IEEE CS Ann. Symp. Very Large Scale Integration (VLSI) Systems, pp.273274, Feb. 2004.
[20] Y.L. Tsao, W.H. Chen, M.H. Tan, M.C. Lin, and S.J. Jou, “LowPower Embedded DSP Core for Communication Systems,” EURASIP J. Applied Signal Processing, pp. 13551370, Jan. 2003.
[21] D. Tan, A. Danysh, and M. Liebelt, “MultiplePrecision FixedPoint Vector MultiplyAccumulator Using Shared Segmentation,” Proc. IEEE Symp. Computer Arithmetic, pp. 1219, June 2003.
[22] C.L. Wey and J.F. Li, “Design of Reconfigurable Array Multipliers and MultiplierAccumulators,” Proc. IEEE AsiaPacific Conf. Circuits and Systems, pp. 3740, Dec. 2004.
[23] R. Lin, “Reconfigurable Parallel Inner Product Processor Architecture,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 2, pp. 261272, Apr. 2001.
[24] K. Tatas, G. Koutroumpezis, D. Soudris, and A. Thanailakis, “Architecture Design of a CoarseGrain Reconfigurable MultiplyAccumulate Unit for DataIntensive Applications,” Integration, the VLSI J., vol. 40, pp. 7493, Feb. 2007.
[25] S.D. Haynes and P.Y.K. Cheung, “Configurable Multiplier Blocks for Embedding in FPGAs,” Electronics Letter, vol. 34, no. 7, pp. 638639, Apr. 1998.
[26] J. Di and J.S. Yuan, “RunTime Reconfigurable PowerAware Pipelined Signed Array Multiplier Design,” Proc. IEEE Int'l Symp. Signals, Circuits, and Systems, vol. 2, pp. 405406, July 2003.
[27] M. Sjalander, M. Drazdziulis, P. LarssonEdefors, and H. Eriksson, “A LowLeakage TwinPrecision Multiplier Using Reconfigurable Power Gating,” Proc. IEEE Int'l Symp. Circuits, and Systems, vol. 2, pp. 16541657, May 2005.
[28] S.R. Kuang and J.P. Wang, “Design of PowerEfficient Pipelined Truncated Multipliers with Various Output Precision,” IET Computers & Digital Techniques, vol. 1, pp. 129136, Mar. 2007.