
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Daniel E. Holcomb, Wayne P. Burleson, Kevin Fu, "PowerUp SRAM State as an Identifying Fingerprint and Source of True Random Numbers," IEEE Transactions on Computers, vol. 58, no. 9, pp. 11981210, September, 2009.  
BibTex  x  
@article{ 10.1109/TC.2008.212, author = {Daniel E. Holcomb and Wayne P. Burleson and Kevin Fu}, title = {PowerUp SRAM State as an Identifying Fingerprint and Source of True Random Numbers}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {9}, issn = {00189340}, year = {2009}, pages = {11981210}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.212}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  PowerUp SRAM State as an Identifying Fingerprint and Source of True Random Numbers IS  9 SN  00189340 SP1198 EP1210 EPD  11981210 A1  Daniel E. Holcomb, A1  Wayne P. Burleson, A1  Kevin Fu, PY  2009 KW  SRAM KW  chip ID KW  TRNG KW  RFID. VL  58 JA  IEEE Transactions on Computers ER   
[1] I. Goldberg and D. Wagner, “Randomness and the Netscape Browser,” Dr. Dobbs J., pp. 6670, 1996.
[2] T.S. HeydtBenjamin, D.V. Bailey, K. Fu, A. Juels, and T. O'Hare, “Vulnerabilities in FirstGeneration RFIDEnabled Credit Cards,” Proc. 11th Int'l Conf. Financial Cryptography and Data Security (FC'07), http://prisms.cs.umass.edu/~kevinfu/papers RFIDCCmanuscript.pdf, Feb. 2007.
[3] D. Halperin, T.S. HeydtBenjamin, B. Ransford, S.S. Clark, B. Defend, W. Morgan, K. Fu, T. Kohno, and W.H. Maisel, “Pacemakers and Implantable Cardiac Defibrillators: Software Radio Attacks and ZeroPower Defenses,” Proc. 29th Ann. IEEE Symp. Security and Privacy (S&P '08), May 2008.
[4] D.E. Holcomb, W.P. Burleson, and K. Fu, “Initial SRAM State as a Fingerprint and Source of True Random Numbers for RFID Tags,” Proc. Conf. Radio Frequency Identification Security (RFID '07), July 2007.
[5] IS61LV25616AL—256K $\times$ 16 High Speed Asynchronous CMOS Static RAM with 3.3 V Supply, Integrated Silicon Solution, http://www. issi.com/pdf61LV25616AL.pdf, Feb. 2006.
[6] Altera's Development and Education Board, Altera, http://www. altera.com/education/univ/materials/ boardsunvde2board. html, 2007.
[7] J.R. Smith, A. Sample, P. Powledge, S. Roy, and A. Mamishev, “AWirelesslyPowered Platform for Sensing and Computation,” Proc. Eighth Int'l Conf. Ubiquitous Computing (UbiComp '06), pp.495506, 2006.
[8] A.P. Sample, D.J. Yeager, P.S. Powledge, and J.R. Smith, “Design of a PassivelyPowered, Programmable Platform for UHF RFID Systems,” Proc. IEEE Int'l Conf. Radio Frequency Identification (RFID '07), pp. 149156, Mar. 2007.
[9] A.P. Sample, D.J. Yeager, P.S. Powledge, A.V. Mamishev, and J.R. Smith, “Design of an RFIDBased BatteryFree Programmable Sensing Platform,” IEEE Trans. Instrumentation and Measurement, vol. 57, no. 11, pp. 26082615, Nov. 2008.
[10] D.C. Ranasinghe, D. Lim, P.H. Cole, and S. Devadas, “White Paper: A Low Cost Solution to Authentication in Passive RFID Systems,” Technical Report WPHARDWARE029, AutoID Labs, The Univ. of Adelaide, Sept. 2006.
[11] MSP430x11x2 MSP430x12x2 Mixed Signal Microcontroller, Texas Instruments, http://focus.ti.com/lit/ds/symlinkmsp430f1232. pdf , Aug. 2004.
[12] Nonvolatile Semiconductor Memory Technology: A Comprehensive Guide to Understanding and Using NVSM Devices, W.D. Brown and J.E. Brewer, eds., WileyIEEE Press, 1997.
[13] P. Friedberg, W. Cheung, and C. Spanos, “Spatial Variability of Critical Dimensions,” Proc. VLSI/ULSI Multilevel Interconnection Conf. XXII, pp. 539546, 2005.
[14] X. Tang, V.K. De, and J.D. Meindl, “Intrinsic MOSFET Parameter Fluctuations Due to Random Dopant Placement,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, pp. 369376, Dec. 1997.
[15] “Design,” Int'l Technology Roadmap for Semiconductors, ITRS, Update, 2006.
[16] K. Lofstrom, W. Daasch, and D. Taylor, “IC Identification Circuit Using Device Mismatch,” Proc. IEEE Int'l SolidState Circuits Conf. (ISSCC '00), Digest of Technical Papers, pp. 372373, 2000.
[17] Y. Su, J. Holleman, and B. Otis, “A 1.6 pJ/bit 96% Stable Chip ID Generating Circuit Using Process Variations,” Proc. IEEE Int'l SolidState Circuits Conf. (ISSCC '07), Digest of Technical Papers, 2007.
[18] P. Layman, S. Chaudhry, J.G. Norman, and J.R. Thomson, Electronic Fingerprinting of Semiconductor Integrated Circuits, Patent6,738,294, Sept. 2002.
[19] R.S. Pappu, B. Recht, J. Taylor, and N. Gershenfeld, “Physical OneWay Functions,” Science, vol. 297, no. 6, pp. 20262030, , 2002.
[20] P. Tuyls, G.J. Schrijen, B. Skoric, J. van Geloven, N. Verhaegh, and R. Wolters, “ReadProof Hardware from Protective Coatings,” Proc. Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06), vol. 4249, pp. 369383, Oct. 2006.
[21] G. DeJean and D. Kirovski, “RFDNA: RadioFrequency Certificates of Authenticity,” Proc. Ninth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '07), pp. 346363, 2007.
[22] B. Gassend, D. Clarke, M. van Dijk, and S. Devadas, “Silicon Physical Random Functions,” Proc. Ninth ACM Conf. Computer and Comm. Security (CCS '02), pp. 372373, 2002.
[23] G. Suh, C. O'Donnell, I. Sachdev, and S. Devadas, “Design and Implementation of the AEGIS SingleChip Secure Processor Using Physical Random Functions,” Proc. 32nd Int'l Symp. Computer Architecture (ISCA '05), pp. 2536, 2005.
[24] J. Guajardo, S.S. Kumar, G.J. Schrijen, and P. Tuyls, “FPGA Intrinsic PUFs and Their Use for IP Protection,” Proc. Workshop Cryptographic Hardware and Embedded Security, pp. 6380, Sept. 2007.
[25] J. Guajardo, S.S. Kumar, G.J. Schrijen, and P. Tuyls, “Physical Unclonable Functions and PublicKey Crypto for FPGA IP Protection,” Proc. Int'l Conf. Field Programmable Logic and Applications (FPL '07), pp. 189195, Aug. 2007.
[26] H. Nyquist, “Thermal Agitation of Electric Charge in Conductors,” Physical Rev., vol. 32, no. 110, 1928.
[27] J. Johnson, “Thermal Agitation of Electricity in Conductors,” Physical Rev., vol. 32, no. 97, 1928.
[28] B. Sunar, W.J. Martin, and D.R. Stinson, “A Provably Secure True Random Number Generator with BuiltIn Tolerance to Active Attacks,” IEEE Trans. Computers, vol. 58, pp. 109119, Jan. 2007.
[29] D.J. Kinnimet and E. Chester, “Design of an OnChip Random Number Generator Using Metastability,” Proc. 28th European SolidState Circuits Conf. (ESSCIRC '02), pp. 595598, 2002.
[30] C. Tokunaga, D. Blaauw, and T. Mudge, “A True Random Number Generator with a MetastabilityBased Quality Control,” Proc. IEEE Int'l SolidState Circuits Conf. (ISSCC '07), Digest of Technical Papers, 2007.
[31] J.M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, second ed. Prentice Hall, 2003.
[32] K. Osada, Y. Saitoh, E. Ibe, and K. Ishibashi, “16.7fA/cell TunnelLeakageSuppressed 16Mb SRAM for Handling CosmicRayInduced Multierrors,” IEEE J. SolidState Circuits, vol. 38, no. 11, pp. 19521957, Nov. 2003.
[33] V. Shoup, A Computational Introduction to Number Theory and Algebra. Cambridge Univ. Press, 2005.
[34] L. Carter and M.N. Wegman, “Universal Classes of Hash Functions,” J. Computer and System Sciences, vol. 18, no. 2, pp.143154, 1979.
[35] N. Nisan and A. TaShma, “Extracting Randomness: A Survey and New Constructions,” J. Computer and System Sciences, vol. 58, no. 1, pp. 148173, 1999.
[36] K. Yüksel, J.P. Kaps, and B. Sunar, “Universal Hash Functions for Emerging UltraLowPower Networks,” Proc. Comm. Networks and Distributed Systems Modeling and Simulation Conf. (CNDS '04), Jan. 2004.
[37] Rukhin et al., A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications, NIST Special Publication 80022 (revised May 2002), 2002.
[38] H. Qin, Y. Cao, D. Markovic, A. Vladimirescu, and J. Rabaey, “SRAM Leakage Suppression by Minimizing Standby Supply Voltage,” Proc. Fifth Int'l Symp. Quality Electronic Design (ISQED '04), pp. 5560, 2004.
[39] E. Seevinck, F. List, and J. Lohstroh, “StaticNoise Margin Analysis of MOS SRAM Cells,” IEEE J. SolidState Circuits, vol. 22, no. 5, pp.748754, Oct. 1987.
[40] K. Agarwal and S. Nassif, “Statistical Analysis of SRAM Cell Stability,” Proc. 43rd ACM/IEEE Design Automation Conf. (DAC '06), pp. 5762, July 2006.
[41] A. Bhavnagarwala, X. Tang, and J. Meindl, “The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability,” IEEE J. SolidState Circuits, vol. 36, no. 4, pp. 658665, Apr. 2001.
[42] S. Selberherr, “MOS Device Modeling at 77 k,” IEEE Trans. Electron Devices, vol. 36, no. 8, pp. 14641474, Aug. 1989.
[43] Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design, 2001.
[44] R. Anderson and M. Kuhn, “Low Cost Attacks on Tamper Resistant Devices,” Proc. Int'l Workshop Security Protocols (IWSP'97), http://web.media.mit.edu/~brecht/papers/ 02.PapEA.powf.pdfhttp://citeseer.ist.psu.edu anderson97low.html, 1997.
[45] S. Mahapatra and M. Alam, “A Predictive Reliability Model for PMOS Bias Temperature Degradation,” Proc. Int'l Electron Devices Meeting (IEDM '02), Digest, pp. 505508, 2002.
[46] S. Rangan, N. Mielke, and E. Yeh, “Universal Recovery Behavior of Negative Bias Temperature Instability,” Proc. IEEE Int'l Electron Devices Meeting (IEDM '03), 810, Technical Digest, pp. 14.3.114.3.4, Dec. 2003.
[47] M. Denais, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, N. Revil, and A. Bravaix, “Interface Trap Generation and Hole Trapping under NBTI and PBTI in Advanced CMOS Technology with a 2nm Gate Oxide,” IEEE Trans. Device and Materials Reliability, vol. 4, no. 4, pp. 715722, Dec. 2004.
[48] N. Saxena and J. Voris, “We can remember it for you wholesale: Implications of data remanence on the use of {RAM} for true random number generation on {RFID} tags,” Proc. Workshop on Radio Frequency Identification Security (RFID '09), July 2009.