
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Hemangee K. Kapoor, "A Process Algebraic View of LatencyInsensitive Systems," IEEE Transactions on Computers, vol. 58, no. 7, pp. 931944, July, 2009.  
BibTex  x  
@article{ 10.1109/TC.2008.214, author = {Hemangee K. Kapoor}, title = {A Process Algebraic View of LatencyInsensitive Systems}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {7}, issn = {00189340}, year = {2009}, pages = {931944}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.214}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  A Process Algebraic View of LatencyInsensitive Systems IS  7 SN  00189340 SP931 EP944 EPD  931944 A1  Hemangee K. Kapoor, PY  2009 KW  Latencyinsensitive systems KW  process algebra KW  communicating sequential processes KW  trace equivalence. VL  58 JA  IEEE Transactions on Computers ER   
[1] A. Allan, D. Edenfeld, W.H. Joyner, A.B. Kahng, M. Rodgers, and Y. Zorian, “2001 Technology Roadmap for Semiconductors,” Computer, vol. 35, no. 1, pp. 4253, Jan. 2002.
[2] L.P. Carloni and A.L. SangiovanniVincentelli, “Coping with Latency in Soc Design,” IEEE Micro, pp. 2435, Sept./Oct. 2002.
[3] J.A. Davis, “Interconnect Limits on Gigascale Integration (GSI) in the 21st Century,” Proc. IEEE, vol. 89, no. 3, pp. 305324, Mar. 2001.
[4] C.E. Molnar, T.P. Fang, and F.U. Rosenberger, “Synthesis of Delay Insensitive Modules,” Proc. Chapel Hill Conf. Very Large Scale Integration, H. Fuchs, ed., pp. 6786, Computer Science Press, 1985.
[5] A. Davis and S.M. Nowick, “An Introduction to Asynchronous Circuit Design,” Technical Report UUCS97013, Dept. of Computer Science, Univ. of Utah, Sept. 1997.
[6] C.H.v. Berkel, M.B. Josephs, and S.M. Nowick, “Scanning the Technology: Applications of Asynchronous Circuits,” Proc. IEEE, vol. 87, no. 2, pp. 223233, Feb. 1999.
[7] S. Hauck, “Asynchronous Design Methodologies: An Overview,” Proc. IEEE, vol. 83, no. 1, pp. 6993, Jan. 1995.
[8] L.P. Carloni, K.L. McMillan, A. Saldanha, and A.L. SangiovanniVincentelli, “A Methodology for CorrectbyConstruction Latency Insensitive Design,” Proc. IEEE Int'l Conf. ComputerAided Design (ICCAD), pp. 309315, 1999.
[9] C.A.R. Hoare, Communicating Sequential Processes. PrenticeHall Int'l Series in Computer Science, 1985.
[10] A.W. Roscoe, The Theory and Practice of Concurrency. PrenticeHall Int'l Series in Computer Science, 1998.
[11] S. Schneider, Concurrent and RealTime Systems: The CSP Approach. John Wiley and Sons, 2000.
[12] L.P. Carloni, K.L. McMillan, and A.L. SangiovanniVincentelli, “Theory of Latency Insensitive Design,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp.10591076, Sept. 2001.
[13] S. Suhaib, D. Mathaikutty, S. Shukla, and D. Berner, “Validating Families of Latency Insensitive Protocols,” IEEE Trans. Computers, vol. 55, no. 11, pp. 13911401, Nov. 2006.
[14] H.K. Kapoor, “Formal Modelling and Verification of an Asynchronous DLX Pipeline,” Proc. Fourth IEEE Int'l Conf. Software Eng. Formal Methods (SEFM), pp. 118127, 2006.
[15] C.A. Petri, “Kommunikation mit automaten,” PhD dissertation, Faculty of Math. and Physics, Technische Universitat Darmstadt, Germany, 1962.
[16] F. Commoner, A.W. Holt, S. Even, and A. Pnueli, “Marked Directed Graph,” J. Computer System Sciences, vol. 5, pp. 511523, Oct. 1971.
[17] J. Boucaron, J.V. Millo, and R.D. Simone, “Another Glance at Relay Stations in Latency Insensitive Design,” Electronic Notes in Theoretical Computer Science, vol. 146, no. 2, pp. 4159, 2006.
[18] C. André, “Representation and Analysis of Reactive Behaviors: A Synchronous Approach,” Computational Eng. Systems Applications, pp. 1929, 1996.
[19] A. Bouali, “Xeve, an ESTEREL Verification Environment,” Proc. Int'l Conf. Computer Aided Verification (CAV), pp. 500504, 1998.
[20] L.P. Carloni, “The Role of BackPressure in Implementing Latency Insensitive Systems,” Electronic Notes in Theoretical Computer Science, vol. 146, no. 2, pp. 6180, 2006.
[21] F.L. Baccelli, G. Cohen, and G.J. Olsder, Synchronization and Linearity: An Algebra for Discrete Event Systems. Wiley, 1992.
[22] R. Lu and C.K. Koh, “Performance Analysis of Latency Insensitive Systems,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 25, no. 3, pp. 469483, Mar. 2006.
[23] M.R. Casu and L. Macchiarulo, “A New Approach to Latency Insensitive Design,” Proc. Design Automation Conf. (DAC), pp. 576581, June 2004.
[24] M. Singh and M. Theobald, “Generalised Latency Insensitive Systems for GALS Architectures,” Proc. Workshop Formal Methods for Globally Asynchronous Locally Synchronous (GALS) Architecture (FMGALS03), 2003.
[25] T. Chelcea , and S.M. Nowick, “Robust Interfaces for MixedTiming Systems,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 12, no. 8, pp. 857873, Aug. 2004.
[26] J. Cortadella, M. Kishinevsky, and B. Grundmann, “Synthesis of Synchronous Elastic Architectures,” Proc. Design Automation Conf. (DAC), pp. 657662, 2006.
[27] S. Krstic, J. Cortadella, M. Kishinevsky, and J. O'Leary, “Synchronous Elastic Networks,” Proc. Design Automation Conf. (DAC), 2006.
[28] D. PotopButucaru , and B. Caillaud, “Concurrency in Synchronous Systems,” Formal Methods in System Design, vol. 28, pp. 111130, 2006.
[29] J.P. Talpin , and P.L. Guernic, “An Algebraic Theory for Behavioural Modeling and Protocol Synthesis in System Design,” Formal Methods in System Design, vol. 28, pp. 131151, 2006.
[30] S. Dasgupta, D. PotopButucaru, B. Caillaud, and A. Yakovlev, “Moving from Weakly Endochronous Systems to Delay Insensitive Circuits,” Electronic Notes in Theoretical Computer Science, vol. 146, pp. 81103, 2006.
[31] R. Milner, Communication and Concurrency. PrenticeHall Int'l Series in Computer Science, 1989.
[32] H.R. Andersen and M. Mendler, “An Asynchornous Process Algebra with Multiple Clocks,” Proc. European Symp. Programming, pp. 5873, 1994.
[33] R. Cleaveland, G. Luttgen, and M. Mendler, “An Algebraic Theory of Multiple Clocks,” Proc. Int'l Conf. Concurrency Theory (CONCUR), pp. 166180, 1997.
[34] B. Norton, G. Luttgen, and M. Mendler, “A Compositional Semantic Theory for Synchronous ComponentBased Design,” Proc. Int'l Conf. Concurrency Theory (CONCUR), pp. 461476, 2003.
[35] X. Nicollin , and J. Sifakis, “The Algebra of Timed Processes, ATP: Theory and Application,” Information and Computation, vol. 114, pp. 131178, 1994.
[36] H.K. Kapoor, “Modelling Latency Insensitive Systems in CSP (Extended Abstract),” Proc. Seventh Int'l Conf. Application of Concurrency to System Design (ACSD), 2007.
[37] T. Murata, “Petri Nets: Properties, Analysis and Applications,” Proc. IEEE, vol. 77, no. 4, pp. 541580, Apr. 1989.
[38] F.S.E. Ltd, “FDR Tool,” http:/www.fsel.com/, 2009.
[39] M.B. Josephs and H.K. Kapoor, “Controllable Delay Insensitive Processes,” Fundamenta Informaticae, vol. 78, no. 1, pp. 101103, 2007.
[40] C. Li, R. Collins, S. Sonalkar, and L.P. Carloni, “Design, Implementation, and Validation of a New Class of Interface Circuits for Latency Insensitive Design,” Proc. Fifth ACM IEEE Int'l Conf. Formal Methods and Models for Codesign (MEMOCODE), pp. 1322, 2007.