Subscribe

Issue No.07 - July (2009 vol.58)

pp: 902-916

Brian J. Hickmann , University of Wisconsin - Madison, Madison

Mark A. Erle , IBM and Lehigh University, Macungie

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2008.218

ABSTRACT

Decimal multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting. This paper presents the design of two decimal floating-point multipliers: one whose partial product accumulation strategy employs decimal carry-save addition and one that employs binary carry-save addition. The multiplier based on decimal carry-save addition favors a nonpipelined iterative implementation. The multiplier utilizing binary carry-save addition allows for an efficient pipelined implementation when latency and throughput are considered more important than area. Both designs comply with specifications for decimal multiplication given in the IEEE 754 Standard for Floating-Point Arithmetic (IEEE 754-2008). The multipliers extend previously published decimal fixed-point multipliers by adding several features, including exponent generation, sticky bit generation, shifting of the intermediate product, rounding, and exception detection and handling. Novel features of the multipliers include support for decimal floating-point numbers, on-the-fly generation of the sticky bit in the iterative design, early estimation of the shift amount, and efficient decimal rounding. Iterative and parallel decimal fixed-point and floating-point multipliers are compared in terms of their area, delay, latency, and throughput based on verified Verilog register-transfer-level models.

INDEX TERMS

Decimal multiplication, binary coded decimal, floating-point arithmetic, serial multiplication, parallel multiplication, pipelined multiplication.

CITATION

Brian J. Hickmann, Mark A. Erle, "Decimal Floating-Point Multiplication",

*IEEE Transactions on Computers*, vol.58, no. 7, pp. 902-916, July 2009, doi:10.1109/TC.2008.218REFERENCES

- [3] L. Eisen, J.W. Ward III, H.-W. Tast, N. Mäding, J. Leenstra, S.M. Mueller, C. Jacobi, J. Preiss, E.M. Schwarz, and S.R. Carlough, “IBM POWER6 Accelerators: VMX and DFU,”
IBM J. Research and Development, vol. 51, no. 6, pp. 663-684, Nov. 2007.- [4]
IEEE Standard for Floating-Point Arithmetic, IEEE Working Group of the Microprocessor Standards Subcommittee, IEEE, 2008.- [5]
ANSI/IEEE Std 854-1987: IEEE Standard for Radix-Independent Floating-Point Arithmetic, Floating-Point Working Group, IEEE, Oct. 1987.- [6] R.H. Larson, “High Speed Multiply Using Four Input Carry Save Adder,”
IBM Technical Disclosure Bull., pp. 2053-2054, Dec. 1973.- [7] R.L. Hoffman and T.L. Schardt, “Packed Decimal Multiply Algorithm,”
IBM Technical Disclosure Bull., vol. 18, no. 5, pp.1562-1563, Oct. 1975.- [8] T. Ohtsuki, Y. Oshima, S. Ishikawa, K. Yabe, and M. Fukuta,
Apparatus for Decimal Multiplication, US patent 4,677,583, June 1987.- [11] R.K. Richards,
Arithmetic Operations in Digital Computers. D.Van Nostrand, 1955.- [15] M.S. Cohen, T.E. Hull, and V.C. Hamacher, “CADAC: A Controlled-Precision Decimal Arithmetic Unit,”
IEEE Trans. Computers, vol. 32, no. 4, pp. 370-377, Apr. 1983.- [16] G. Bohlender and T. Teufel, “BAP-SC: A Decimal Floating-Point Processor for Optimal Arithmetic,”
Computer Arithmetic: Scientific Computation and Programming Languages. B.G. Teubner, pp. 31-58, 1987.- [22] L.-K. Wang and M. Schulte, “Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding,”
Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), pp. 55-65, June 2007.- [26]
General Decimal Arithmetic Testcases, IBM, http://www2.hursley. ibm.com/decimaldectest.html , 2007. |