
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Mark A. Erle, Brian J. Hickmann, Michael J. Schulte, "Decimal FloatingPoint Multiplication," IEEE Transactions on Computers, vol. 58, no. 7, pp. 902916, July, 2009.  
BibTex  x  
@article{ 10.1109/TC.2008.218, author = {Mark A. Erle and Brian J. Hickmann and Michael J. Schulte}, title = {Decimal FloatingPoint Multiplication}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {7}, issn = {00189340}, year = {2009}, pages = {902916}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.218}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Decimal FloatingPoint Multiplication IS  7 SN  00189340 SP902 EP916 EPD  902916 A1  Mark A. Erle, A1  Brian J. Hickmann, A1  Michael J. Schulte, PY  2009 KW  Decimal multiplication KW  binary coded decimal KW  floatingpoint arithmetic KW  serial multiplication KW  parallel multiplication KW  pipelined multiplication. VL  58 JA  IEEE Transactions on Computers ER   
[1] M.A. Erle, M.J. Schulte, and J.M. Linebarger, “Potential Speedup Using Decimal FloatingPoint Hardware,” Proc. 36th Asilomar Conf. Signals, Systems and Computers (ACSSC '02), vol. 2, pp.10731077, Nov. 2002.
[2] L.K. Wang, C. Tsen, M.J. Schulte, and D. Jhalani, “Benchmarks and Performance Analysis for Decimal FloatingPoint Applications,” Proc. 25th IEEE Int'l Conf. Computer Design (ICCD '07), pp.164170, Oct. 2007.
[3] L. Eisen, J.W. Ward III, H.W. Tast, N. Mäding, J. Leenstra, S.M. Mueller, C. Jacobi, J. Preiss, E.M. Schwarz, and S.R. Carlough, “IBM POWER6 Accelerators: VMX and DFU,” IBM J. Research and Development, vol. 51, no. 6, pp. 663684, Nov. 2007.
[4] IEEE Standard for FloatingPoint Arithmetic, IEEE Working Group of the Microprocessor Standards Subcommittee, IEEE, 2008.
[5] ANSI/IEEE Std 8541987: IEEE Standard for RadixIndependent FloatingPoint Arithmetic, FloatingPoint Working Group, IEEE, Oct. 1987.
[6] R.H. Larson, “High Speed Multiply Using Four Input Carry Save Adder,” IBM Technical Disclosure Bull., pp. 20532054, Dec. 1973.
[7] R.L. Hoffman and T.L. Schardt, “Packed Decimal Multiply Algorithm,” IBM Technical Disclosure Bull., vol. 18, no. 5, pp.15621563, Oct. 1975.
[8] T. Ohtsuki, Y. Oshima, S. Ishikawa, K. Yabe, and M. Fukuta, Apparatus for Decimal Multiplication, US patent 4,677,583, June 1987.
[9] M.A. Erle and M.J. Schulte, “Decimal Multiplication via CarrySave Addition,” Proc. 14th IEEE Int'l Conf. ApplicationSpecific Systems, Architectures, and Processors (ASAP '03), pp. 348358, June 2003.
[10] T. Lang and A. Nannarelli, “A Radix10 Combinational Multiplier,” Proc. 40th Asilomar Conf. Signals, Systems, and Computers (ACSSC '06), pp. 313317, Oct./Nov. 2006.
[11] R.K. Richards, Arithmetic Operations in Digital Computers. D.Van Nostrand, 1955.
[12] A. Vazquez, E. Antelo, and P. Montuschi, “A New Family of HighPerformance Parallel Decimal Multipliers,” Proc.18th IEEE Symp. Computer Arithmetic (ARITH '07), pp. 195204, June 2007.
[13] M.A. Erle, M.J. Schulte, and B.J. Hickmann, “Decimal FloatingPoint Multiplication via CarrySave Addition,” Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), pp. 4655, June 2007.
[14] B.J. Hickmann, A. Krioukov, M.A. Erle, and M.J. Schulte, “A Parallel IEEE P754 Decimal FloatingPoint Multiplier,” Proc. 25th IEEE Int'l Conf. Computer Design (ICCD '07), pp. 296303, Oct. 2007.
[15] M.S. Cohen, T.E. Hull, and V.C. Hamacher, “CADAC: A ControlledPrecision Decimal Arithmetic Unit,” IEEE Trans. Computers, vol. 32, no. 4, pp. 370377, Apr. 1983.
[16] G. Bohlender and T. Teufel, “BAPSC: A Decimal FloatingPoint Processor for Optimal Arithmetic,” Computer Arithmetic: Scientific Computation and Programming Languages. B.G. Teubner, pp. 3158, 1987.
[17] M.F. Cowlishaw, “Decimal FloatingPoint: Algorism for Computers,” Proc. 16th IEEE Symp. Computer Arithmetic (ARITH '03), pp.104111, June 2003.
[18] M.S. Schmookler and A.W. Weinberger, “High Speed Decimal Addition,” IEEE Trans. Computers, vol. 20, no. 2 pp. 862867, Aug. 1971.
[19] M.F. Cowlishaw, “Densely Packed Decimal Encoding,” IEEE Proc.—Computers and Digital Techniques, vol. 149, no. 3, pp.102104, May 2002.
[20] M.F. Cowlishaw, E.M. Schwarz, R.M. Smith, and C.F. Webb, “A Decimal FloatingPoint Specification,” Proc. 15th IEEE Symp. Computer Arithmetic (ARITH '01), pp. 147154, July 2001.
[21] N.T. Quach, N. Takagi, and M.J. Flynn, “Systematic IEEE Rounding Method for HighSpeed FloatingPoint Multipliers,” IEEE Trans. VLSI Systems, vol. 12, no. 5, pp. 511521, May 2004.
[22] L.K. Wang and M. Schulte, “Decimal FloatingPoint Adder and Multifunction Unit with InjectionBased Rounding,” Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), pp. 5565, June 2007.
[23] G. Even and P.M. Seidel, “A Comparison of Three Rounding Algorithms for IEEE FloatingPoint Multiplication,” IEEE Trans. Computers, vol. 49, no. 7, pp. 638650, July 2000.
[24] M.S. Schmookler and K.J. Nowka, “Leading Zero Anticipation and Detection—A Comparison of Methods,” Proc. 15th IEEE Symp. Computer Arithmetic (ARITH '01), pp. 712, July 2001.
[25] R.M.M. Aharoni, R. Maharik, and A. Ziv, “Solving Constraints on the Intermediate Result of Decimal FloatingPoint Operations,” Proc. 18th IEEE Symp. Computer Arithmetic (ARITH '07), pp. 3845, June 2007.
[26] General Decimal Arithmetic Testcases, IBM, http://www2.hursley. ibm.com/decimaldectest.html , 2007.