
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Dimitris Nikolos, Dimitrios Kagaris, Samara Sudireddy, Spyros Gidaros, "An Improved Search Method for AccumulatorBased Test Set Embedding," IEEE Transactions on Computers, vol. 58, no. 1, pp. 132138, January, 2009.  
BibTex  x  
@article{ 10.1109/TC.2008.182, author = {Dimitris Nikolos and Dimitrios Kagaris and Samara Sudireddy and Spyros Gidaros}, title = {An Improved Search Method for AccumulatorBased Test Set Embedding}, journal ={IEEE Transactions on Computers}, volume = {58}, number = {1}, issn = {00189340}, year = {2009}, pages = {132138}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.182}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  An Improved Search Method for AccumulatorBased Test Set Embedding IS  1 SN  00189340 SP132 EP138 EPD  132138 A1  Dimitris Nikolos, A1  Dimitrios Kagaris, A1  Samara Sudireddy, A1  Spyros Gidaros, PY  2009 KW  Builtin self test KW  Reliability and Testing KW  Integrated Circuits KW  Hardware KW  Test set embedding KW  accumulatorbased test pattern generation VL  58 JA  IEEE Transactions on Computers ER   
[1] N. Jha and S. Gupta, Testing of Digital Systems. Cambridge Univ. Press, 2003.
[2] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990.
[3] P.H. Bardell, W.H. McAnney, and J. Savir, BuiltIn Test for VLSI: PseudoRandom Techniques. John Wiley & Sons, 1987.
[4] J. Rajski and J. Tyszer, Arithmetic BuiltIn SelfTest for Embedded Systems. Prentice Hall PTR, 1998.
[5] S. Gupta, J. Rajski, and J. Tyszer, “Test Pattern Generation Based on Arithmetic Operations,” Proc. IEEE Int'l Conf. ComputerAided Design (ICCAD '94), pp. 117124, 1994.
[6] A. Gupta, J. Rajski, and J. Tyszer, “Arithmetic Additive Generators of PseudoExhaustive Test Patterns,” IEEE Trans. Computers, vol. 45, no. 8, pp.939949, Aug. 1996.
[7] A. Stroele, “Arithmetic Pattern Generators for BuiltIn SelfTest,” Proc. Int'l Conf. Computer Design (ICCD '96), pp. 131134, 1996.
[8] A. Stroele, “BIST Pattern Generators Using Addition and Subtraction Operations,” J. Electronic Testing: Theory and Applications, vol. 11, pp. 6980, 1997.
[9] A. Stroele and F. Mayer, “Methods to Reduce Test Application Time for AccumulatorBased Self Test,” Proc. 15th IEEE VLSI Test Symp. (VTS '97), pp. 4853, 1997.
[10] A. Stroele, “Bit Serial Pattern Generation and Response Compaction Using Arithmetic Functions,” Proc. 16th IEEE VLSI Test Symp. (VTS '98), pp. 7885, 1998.
[11] R. Dorsch and H. Wunderlich, “AccumulatorBased Deterministic BIST,” Proc. Int'l Test Conf. (ITC '98), pp. 412421, 1998.
[12] S. Chiusano, P. Prinetto, and H.J. Wunderlich, “Nonintrusive BIST for SystemsonaChip,” Proc. Int'l Test Conf. (ITC '00), pp. 644651, 2000.
[13] S. Cataldo, S. Chiusano, P. Prinetto, and H.J. Wunderlich, “Optimal Hardware Pattern Generation for Functional BIST,” Proc. Design, Automation and Test in Europe Conf. (DATE '00), pp. 292297, 2000.
[14] S. Chiusano, S. Di Carlo, P. Prinetto, and H.J. Wunderlich, “On Applying the Set Covering Model to Reseeding,” Proc. Design, Automation and Test in Europe Conf. (DATE '01), pp. 156160, 2001.
[15] E. Kalligeros, X. Kavousianos, D. Bakalis, and D. Nikolos, “OntheFly Reseeding: A New Reseeding Technique for TestPerClock BIST,” J.Electronic Testing: Theory and Applications, vol. 18, pp. 315332, 2002.
[16] G. Dimitrakopoulos, D. Nikolos, and D. Bakalis, “BitSerial Test Pattern Generation by an Accumulator Behaving as a NonLinear Feedback Shift Register,” Proc. 12th IEEE Int'l OnLine Testing Symp. (IOLTS '02), pp. 152157, 2002.
[17] S. Manich, L. Garcia, L. Balado, E. Lupon, J. Rius, R. Rodriguez, and J. Figueras, “On the Selection of Efficient Arithmetic Additive Test Pattern Generators,” Proc. IEEE European Test Workshop, pp. 914, 2003.
[18] I. Voyiatzis, “Test Vector Embedding into AccumulatorGenerated Sequences: A LinearTime Solution,” IEEE Trans. Computers, vol. 54, no. 4, pp. 476484, Apr. 2005.
[19] D. Kagaris, P. Karpodinis, and D. Nikolos, “On Obtaining Maximum Length Sequences for AccumulatorBased Serial TPG,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 25, no. 11, pp. 25782586, Nov. 2006.
[20] N. Mukherjee, M. Kassab, J. Rajski, and J. Tyszer, “Arithmetic BuiltIn Self Test for HighLevel Synthesis,” Proc. 13th IEEE VLSI Test Symp. (VTS '95), pp. 132139, 1995.
[21] A. Stroele, “Synthesis for Arithmetic BuiltIn SelfTest,” Proc. 18th IEEE VLSI Test Symp. (VTS '00), pp. 165170, 2000.
[22] D. Berthelot, M.L. Flottes, and B. Rouzeyre, “BISTing Data Paths at Behavioral Level,” Proc. Int'l Test Conf. (ITC '00), pp. 672680, 2000.
[23] A. Stroele and F. Mayer, “Test Scheduling with Loop Folding and Its Application to Test Configurations with Accumulators,” Proc. Eighth Asian Test Symp. (ATS '99), pp. 101106, 1999.
[24] D. Berthelot, M.L. Flottes, and B. Rouzeyre, “OptiBIST: A Tool for BISTing Datapaths,” Proc. IEEE European Test Workshop, pp. 123127, 1998.
[25] D. Berthelot, M.L. Flottes, and B. Rouzeyre, “BISTing Datapaths under Heterogeneous Test Schemes,” J. Electronic Testing: Theory and Applications, vol. 14, pp. 115123, 1999.
[26] F. Mayer and A.P. Stroele, “A Versatile BIST Technique Combining Test Registers and Accumulators,” Proc. 13th Int'l Conf. VLSI Design (VLSI Design '00), pp. 412415, 2000.
[27] J. Hunter, Number Theory. Oliver & Boyd, 1964.
[28] I. Hamzaoglu and J.H. Patel, “Test Set Compaction Algorithms for Combinational Circuits,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 19, no. 8, pp. 957963, Aug. 2000.