
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Ling Zhuo, Viktor K. Prasanna, "Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems," IEEE Transactions on Computers, vol. 57, no. 12, pp. 16611675, December, 2008.  
BibTex  x  
@article{ 10.1109/TC.2008.84, author = {Ling Zhuo and Viktor K. Prasanna}, title = {Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems}, journal ={IEEE Transactions on Computers}, volume = {57}, number = {12}, issn = {00189340}, year = {2008}, pages = {16611675}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.84}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems IS  12 SN  00189340 SP1661 EP1675 EPD  16611675 A1  Ling Zhuo, A1  Viktor K. Prasanna, PY  2008 KW  Algorithms implemented in hardware KW  Gate arrays KW  Heterogeneous (hybrid) systems KW  Computations on matrices VL  57 JA  IEEE Transactions on Computers ER   
[1] Xilinx, http:/www.xilinx.com, 2008.
[2] K.D. Underwood and K.S. Hemmert, “Closing the Gap: CPU and FPGA Trends in Sustainable FloatingPoint BLAS Performance,” Proc. 12th Ann. IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '04), Apr. 2004.
[3] D.B. Thomas and W. Luk, “Efficient Hardware Generation of Random Variates with Arbitrary Distributions,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), pp. 5766, Apr. 2006.
[4] N. Srivastava, J.L. Trahan, R. Vaidyanathan, and S. Rai, “Adaptive Image Filtering Using RunTime Reconfiguration,” Proc. 10th Reconfigurable Architectures Workshop (RAW '03), Apr. 2003.
[5] C.M. Wee, P.R. Sutton, and N.W. Bergmann, “An FPGA Network Architecture for Accelerating 3DESCBC,” Proc. 15th Int'l Conf. Field Programmable Logic and Applications (FPL '05), Aug. 2005.
[6] M. Babst, Reconfigurable Computing Made Easy! presented at 2005 Reconfigurable Systems Summer Inst., July 2005.
[7] H. Li, S. Katkoori, and W.K. Mak, “Power Minimization Algorithms for LUT Based FPGA Technology Mapping,” ACMTrans. Design Automation of Electronic Systems, vol. 9, no. 1, pp. 3351, Jan. 2004.
[8] J. Resano, D. Mozos, D. Verkest, S. Vernalde, and F. Catthoor, “RunTime Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems,” Proc. 13th Int'l Conf. Field Programmable Logic and Applications (FPL '03), Sept. 2003.
[9] SRC Computers, http:/www.srccomp.com/, 2008.
[10] Cray, http:/www.cray.com/, 2008.
[11] Silicon Graphics, http:/www.sgi.com/, 2008.
[12] T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stein, Introduction to Algorithms, second ed. The MIT Press, 2001.
[13] Message Passing Interface Forum, “MPI: A MessagePassing Interface Standard,” Technical Report UTCS94230, http:// citeseer.ist.psu.edu519858.html, 1994.
[14] IEEE 754 Standard for Binary FloatingPoint Arithmetic. IEEE, 1984.
[15] Mentor Graphics, http:/www.mentor.com/, 2008.
[16] AMD Core Math Library, http://developer.amd.comacml.aspx, 2008.
[17] L. Zhuo and V.K. Prasanna, “Scalable and Modular Algorithms for FloatingPoint Matrix Multiplication on FPGAs,” Proc. 18th Int'l Parallel and Distributed Processing Symp. (IPDPS'04), Apr. 2004.
[18] Y. Dou, S. Vassiliadis, G. Kuzmanov, and G. Gaydadjiev, “64Bit FloatingPoint FPGA Matrix Multiplication,” Proc. 13th Int'l Symp. Field Programmable Gate Arrays (FPGA '05), Feb. 2005.
[19] L. Zhuo and V.K. Prasanna, “Sparse MatrixVector Multiplication on FPGAs,” Proc. 13th ACM Int'l Symp. Field Programmable Gate Arrays (FPGA '05), Feb. 2005.
[20] M. deLorimier and A. DeHon, “FloatingPoint Sparse MatrixVector Multiply for FPGAs,” Proc. 13th ACM Int'l Symp. Field Programmable Gate Arrays (FPGA '05), Feb. 2005.
[21] U. Bondhugula, A. Devulapalli, J. Dinan, J. Fernando, P. Wyckoff, E. Stahlberg, and P. Sadayappan, “Hardware/Software Integration for AllPairs ShortestPaths on a Reconfigurable Supercomputer,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), Apr. 2006.
[22] Y. ElKurdi, W. Gross, and D. Giannacopoulos, “Sparse MatrixVector Multiplication for Finite Element Method Matrices on FPGAs,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), Apr. 2006.
[23] Y. ElKurdi, W. Gross, and D. Giannacopoulos, “Hardware Acceleration for Finite Element Electromagnetics: Efficient Sparse Matrix FloatingPoint Computations with FPGAs,” IEEE Trans. Magnetics, vol. 43, no. 4, pp. 15251528, Apr. 2007.
[24] R. Scrofano, M. Gokhale, F. Trouw, and V.K. Prasanna, “A Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), Apr. 2006.
[25] G. Morris, R. Anderson, and V. Prasanna, “A Hybrid Approach for Mapping Conjugate Gradient onto an FPGAAugmented Reconfigurable Supercomputer,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), Apr. 2006.
[26] L. Zhuo and V.K. Prasanna, “Scalable Hybrid Designs for Linear Algebra on Reconfigurable Computing Systems,” Proc. 12th Int'l Conf. Parallel and Distributed Systems (ICPADS '06), July 2006.
[27] M. Baleani, F. Gennari, Y. Jiang, Y. Patel, R. Brayton, and A. SangiovanniVincentelli, “Hw/Sw Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform,” Proc. 10th Int'l Symp. Hardware/Software Codesign (CODES '02), May 2002.
[28] E. Anderson, J. Agron, W. Peck, J. Stevens, F. Baijot, E. Komp, R. Sass, and D. Andrews, “Enabling a Uniform Programming Model across the Software/Hardware Boundary,” Proc. 14th IEEE Symp. FieldProgrammable Custom Computing Machines (FCCM '06), Apr. 2006.
[29] DRC, The Coprocessor, http:/www.drccomputer.com/, 2008.
[30] J. Choi, J.J. Dongarra, L.S. Ostrouchov, A.P. Petitet, D.W. Walker, and R.C. Whaley, “Design and Implementation of the ScaLAPACKLU, QR, and Cholesky Factorization Routines,” Scientific Programming, vol. 5, no. 3, pp. 173184, http://citeseer.ist.psu.edu/articlechoi96design.html , Fall 1996.
[31] G. Venkataraman, S. Sahni, and S. Mukhopadhyaya, “A Blocked AllPairs ShortestPaths Algorithm,” J. Experimental Algorithmics, vol. 8, 2003.
[32] U. Bondhugula, A. Devulapalli, J. Fernando, P. Wyckoff, and P. Sadayappan, “Parallel FPGABased AllPairs ShortestPaths in a Directed Graph,” Proc. 20th IEEE Int'l Parallel and Distributed Processing Symp. (IPDPS '06), Apr. 2006.
[33] Cray XD1 FPGA Development, Cray, 2005.
[34] G. Govindu, R. Scrofano, and V.K. Prasanna, “A Library of Parameterizable FloatingPoint Cores for FPGAs and Their Application to Scientific Computing,” Proc. Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA '05), June 2005.
[35] L. Zhuo and V.K. Prasanna, “High Performance Linear Algebra Operations on Reconfigurable Systems,” Proc. Supercomputing Conf. (SC '05), Nov. 2005.
[36] M. Penner and V. Prasanna, “CacheFriendly Implementations of Transitive Closure,” Proc. 10th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '01), Sept. 2001.
[37] L.S. Blackford, J. Choi, A. Cleary, E. D'Azevedo, J. Demmel, I. Dhillon, J. Dongarra, S. Hammarling, G. Henry, A. Petitet, K. Stanley, D. Walker, and R.C. Whaley, ScaLAPACK Users' Guide. SIAM, 1997.
[38] J. Choi, J.J. Dongarra, and D.W. Walker, “PUMMA: Parallel Universal Matrix Multiplication Algorithms,” Concurrency: Practice and Experience, vol. 6, no. 7, pp. 543570, Oct. 1994.