
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Sylvain Guilley, Laurent Sauvage, Philippe Hoogvorst, Renaud Pacalet, Guido Marco Bertoni, Sumanta Chaudhuri, "Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks," IEEE Transactions on Computers, vol. 57, no. 11, pp. 14821497, November, 2008.  
BibTex  x  
@article{ 10.1109/TC.2008.109, author = {Sylvain Guilley and Laurent Sauvage and Philippe Hoogvorst and Renaud Pacalet and Guido Marco Bertoni and Sumanta Chaudhuri}, title = {Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks}, journal ={IEEE Transactions on Computers}, volume = {57}, number = {11}, issn = {00189340}, year = {2008}, pages = {14821497}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.109}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks IS  11 SN  00189340 SP1482 EP1497 EPD  14821497 A1  Sylvain Guilley, A1  Laurent Sauvage, A1  Philippe Hoogvorst, A1  Renaud Pacalet, A1  Guido Marco Bertoni, A1  Sumanta Chaudhuri, PY  2008 KW  Types and Design Styles KW  Power Management VL  57 JA  IEEE Transactions on Computers ER   
[1] M.L. Akkar and C. Giraud, “An Implementation of DES and AES Secure against Some Attacks,” Proc. Third Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '01), pp.309318, May 2001.
[2] M.W. Allam and M.I. Elmasry, “Dynamic Current Mode Logic (DyCML), a New LowPower/HighPerformance Logic Family,” Proc. IEEE Custom Integrated Circuits Conf. (CICC '00), pp. 421424, 2000, doi:10.1109/CICC.2000.852699.
[3] VSI Alliance, OnChip Bus Development Working Group. Virtual Component Interface (VCI) Standard Version 2 (OCB 2 2.0), http:/www.vsia.org/, Apr. 2001.
[4] C. Archambeau, É. Peeters, F.X. Standaert, and J.J. Quisquater, “Template Attacks in Principal Subspaces,” Proc. Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06), vol. 4249, pp. 114, 2006.
[5] G.F. Bouesse, M. Renaudin, B. Robisson, E. Beigné, P.Y. Liardet, S. Prevosto, and J. Sonzogni, “DPA on Quasi Delay Insensitive Asynchronous Circuits: Concrete Results,” Proc. Conf. Design of Circuits and Integrated Systems (DCIS '04), pp. 2426, Nov. 2004.
[6] É. Brier, C. Clavier, and F. Olivier, “Correlation Power Analysis with a Leakage Model,” Proc. Sixth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '04), vol. 3156, pp. 1629, Aug. 2004, doi:10.1007/b99451.
[7] M. Bucci, L. Giancane, R. Luzzi, and A. Trifiletti, “ThreePhase DualRail PreCharge Logic,” Proc. Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06), pp. 232241, 2006.
[8] S. Chari, J.R. Rao, and P. Rohatgi, “Template Attacks,” Proc. Fourth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '02), pp. 1328, Aug. 2002.
[9] Proc. Circuits MultiProjets (CMP '08), http:/cmp.imag.fr/, 2008.
[10] F. Regazzoni et al., A SimulationBased Methodology for Evaluating DPAResistance of Cryptographic Functional Units with Application to CMOS and MCML Technologies, SAMOS IC, July 2007.
[11] P.N. Fahn and P.K. Pearson, “IPA: A New Class of Power Attacks,” Proc. First Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '99), p. 173, Aug. 1999, ISSN 03029743.
[12] K. Gandolfi, C. Mourtel, and F. Olivier, “Electromagnetic Analysis: Concrete Results,” Proc. Third Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '01), pp. 251261, 2001.
[13] B. Gierlichs, “DPAResistance without Routing Constraints? A Cautionary Note about MDPL Security,” Proc. Ninth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '07), pp. 107120, Sept. 2007.
[14] C. Giraud and H. Thiebeauld, “A Survey on Fault Attacks,” Proc. Sixth Smart Card Research and Advanced Application IFIP Conf. (CARDIS '04), pp. 159176, 2004.
[15] S. Guilley, F. Flament, R. Pacalet, P. Hoogvorst, and Y. Mathieu, “Security Evaluation of a Secured QuasiDelay Insensitive Library,” Proc. Conf. Design of Circuits and Integrated Systems (DCIS '08), DCIS, full text in HAL, http://hal.archivesouvertes. fr/hal00283405 en/, pp. 17, Nov. 2008.
[16] S. Guilley, P. Hoogvorst, Y. Mathieu, R. Pacalet, and J. Provost, “CMOS Structures Suitable for Secured Hardware,” Proc. Design, Automation, and Test in Europe Conf. (DATE '04), pp. 14141415, Feb. 2004.
[17] S. Guilley, F. Flament, R. Pacalet, P. Hoogvorst, and Y. Mathieu, “Secured CAD BackEnd Flow for PowerAnalysis Resistant Cryptoprocessors,” Design and Test of Computers, vol. 24, no. 6, pp. 546555, Nov./Dec. 2007.
[18] S. Guilley, P. Hoogvorst, Y. Mathieu, and R. Pacalet, “The “Backend Duplication” Method,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 383397, Aug. 2005.
[19] S. Guilley, P. Hoogvorst, and R. Pacalet, “A Fast Pipelined MultiMode DES Architecture Operating in IP Representation,” Integration, The VLSI J., vol. 40, pp. 479489, July 2007.
[20] S. Guilley, P. Hoogvorst, R. Pacalet, and J. Schmidt, “Improving SideChannel Attacks by Exploiting Substitution Boxes Properties,” Proc. Third Int'l Workshop Boolean Functions: Cryptography and Applications (BFCA '07), pp. 125, May 2007.
[21] S. Guilley, L. Sauvage, J.L. Danger, N. Selmane, and R. Pacalet, “SiliconLevel Solutions to Counteract Passive and Active Attacks,” Proc. Fifth Workshop Fault Tolerance and Detection in Cryptography (FDTC), in press, pp. 317, Aug. 2008.
[22] I.T. Jolliffe, Principal Component Analysis. Springer Series in Statistics, ISBN: 0387954422, 2002.
[23] P. Kocher, J. Jaffe, and B. Jun, “Differential Power Analysis,” Proc. 19th Ann. Int'l Cryptology Conf. (CRYPTO '99), pp. 388397, 1999.
[24] T.H. Le, J. Clédière, C. Canovas, B. Robisson, C. Servière, and J.L. Lacoume, “A Proposition for Correlation Power Analysis Enhancement,” Proc. Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06), pp. 174186, 2006.
[25] F. Macé, F.X. Standaert, J.J. Quisquater, and J.D. Legat, “A Design Methodology for Secured ICS Using Dynamic Current Mode Logic,” Proc. 15th Int'l Workshop Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation (PATMOS '05), pp. 550560, 2005.
[26] S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, http:/www.dpabook.org/, ISBN 0387308571, Dec. 2006.
[27] S. Mangard, T. Popp, and B.M. Gammel, “SideChannel Leakage of Masked CMOS Gates,” Proc. RSA Conf. Cryptographers' Track (CTRSA '05), vol. 3376, pp. 351365, 2005.
[28] S. Mangard, N. Pramstaller, and E. Oswald, “Successfully Attacking Masked AES Hardware Implementations,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 157171, Sept. 2005.
[29] T.S. Messerges, E.A. Dabbish, and R.H. Sloan, “Investigations of Power Analysis Attacks on Smartcards,” Proc. USENIX Workshop Smartcard Technology (Smartcard '99), pp. 151162, May 1999.
[30] NIST/ITL/CSD, Data Encryption Standard (DES), FIPS PUB 463, Oct. 1999.
[31] E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen, “A SideChannel Analysis Resistant Description of the AES SBox,” Proc. 12th Ann. Fast Software Encryption Workshop (FSE '05), pp. 413423, Feb. 2005.
[32] É. Peeters, F.X. Standaert, and J.J. Quisquater, “Power and Electromagnetic Analysis: Improved Model, Consequences and Comparisons,” Integration, The VLSI J., vol. 40, pp. 5260, Jan. 2007.
[33] G. Piret, “A Note on the Plaintexts Choice in Power Analysis Attacks,” technical report, École Normale Supérieure (ENS), http://www.di.ens.fr/ piret/publpower.pdf , Nov. 2005.
[34] T. Popp, M. Kirschbaum, T. Zefferer, and S. Mangard, “Evaluation of the Masked Logic Style MDPL on a Prototype Chip,” Proc. Ninth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '07), pp. 8194, Sept. 2007.
[35] T. Popp and S. Mangard, “Masked DualRail PreCharge Logic: DPAResistance without Routing Constraints,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 172186, Sept. 2005.
[36] J.M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice Hall, ISBN10: 0130909963, 2003.
[37] C. Rechberger and E. Oswald, “Practical Template Attacks,” Proc. Workshop Information Security Applications (WISA '04), pp.443457, Aug. 2004.
[38] SCARD European Sixth Framework Programme (FP6) Project Website, http:/www.scardproject.eu, 2008.
[39] M. Shams, J.C. Ebergen, and M.I. Elmasry, “Modeling and Comparing CMOS Implementations of the CElement,” IEEE Trans. VLSI Systems, vol. 6, no. 4, pp. 563567, Dec. 1998.
[40] D. Suzuki and M. Saeki, “Security Evaluation of DPA Countermeasures Using DualRail PreCharge Logic Style,” Proc. Eighth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '06), pp. 255269, 2006.
[41] K. Tiri, M. Akmal, and I. Verbauwhede, “A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards,” Proc. European SolidState Circuits Conf. (ESSCIRC '02), pp.403406, Sept. 2002.
[42] K. Tiri and I. Verbauwhede, “A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation,” Proc. Design, Automation, and Test in Europe Conf. (DATE '04), pp.246251, Feb. 2004.
[43] K. Tiri, “SideChannel Attack Pitfalls,” Proc. 44th Design Automation Conf. (DAC '07), pp. 1520, June 2007.
[44] K. Tiri, D. Hwang, A. Hodjat, B.C. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, “Prototype IC with WDDL and Differential Routing—DPA Resistance Assessment,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp.354365, Sept. 2005.
[45] K. Tiri and I. Verbauwhede, “Place and Route for Secure Standard Cell Design,” Proc. IFIP World Computer Congress/Smart Card Research and Advanced Application IFIP Conf. (WCC/CARDIS '04), pp.143158, Aug. 2004.
[46] K. Tiri and I. Verbauwhede, “Secure Logic Synthesis,” Proc. 14th Int'l Conf. Field Programmable Logic and Application (FPL '04), pp.10521056, Aug. 2004.
[47] K. Tiri and I. Verbauwhede, “Synthesis of Secure FPGA Implementations,” Proc. Int'l Workshop Logic and Synthesis (IWLS '04), pp.224231, June 2004.