The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - September (2008 vol.57)
pp: 1246-1260
Assaf Shacham , Columbia University, New York
Keren Bergman , Columbia University, New York
Luca P. Carloni , Columbia University, New York
ABSTRACT
The design and performance of next-generation chip multiprocessors (CMPs) will be bound by the limited amount of power that can be dissipated on a single die. We present photonic networks-on-chip (NoC) as a solution to reduce the impact of intra-chip and off-chip communication on the overall power budget. A photonic interconnection network can deliver higher bandwidth and lower latencies with significantly lower power dissipation. We explain why on-chip photonic communication has recently become a feasible opportunity and explore the challenges that need to be addressed to realize its implementation. We introduce a novel hybrid micro-architecture for NoCs combining a broadband photonic circuit-switched network with an electronic overlay packet-switched control network. We address the critical design issues including: topology, routing algorithms, deadlock avoidance, and path-setup/tear-down procedures. We present experimental results obtained with POINTS, an event-driven simulator specifically developed to analyze the proposed idea, as well as a comparative power analysis of a photonic versus an electronic NoC. Overall, these results confirm the unique benefits for future generations of CMPs that can be achieved by bringing optics into the chip in the form of photonic NoCs.
INDEX TERMS
chip multiprocessors, interconnection networks, photonics, emerging technologies
CITATION
Assaf Shacham, Keren Bergman, Luca P. Carloni, "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors", IEEE Transactions on Computers, vol.57, no. 9, pp. 1246-1260, September 2008, doi:10.1109/TC.2008.78
REFERENCES
[1] ITRS, “The International Technology Roadmap for Semiconductors—2006 Edition,” http:/public.itrs.net, 2006.
[2] R. Kalla, B. Sinharoy, and J.M. Tendler, “IBM Power5 Chip: A Dual-Core Multithreaded Processor,” IEEE Micro, vol. 24, no. 2, pp. 40-47, Mar./Apr. 2004.
[3] P. Kongetira, K. Aingaran, and K. Olukotun, “Niagara: A 32-Way Multithreaded SPARC Processor,” IEEE Micro, vol. 25, no. 2, pp.21-29, Mar./Apr. 2005.
[4] S. Naffziger, B. Stackhouse, and T. Grutkowski, “The Implementation of a 2-Core Multi-Threaded Itanium-Family Processor,” Proc. IEEE Int'l Solid State Circuits Conf., pp. 182-183, Feb. 2005.
[5] A. Kahle, M.N. Day, H.P. Hofsteee, C.R. Johns, T.R. Maeurer, and D. Shippy, “Introduction to the CELL Multiprocessor,” IBM J. Research and Development, vol. 49, nos. 4/5, pp. 589-604, Sept. 2005.
[6] D. Pham et al., “The Design and Implementation of a First-Generation CELL Processor,” Proc. IEEE Int'l Solid State Circuits Conf., pp. 184-185, Feb. 2005.
[7] M. Kistler, M. Perrone, and F. Petrini, “Cell Multiprocessor Communication Network: Built for Speed,” IEEE Micro, vol. 26, no. 3, pp. 10-23, May/June 2006.
[8] S. Vangal et al., “An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS,” Proc. IEEE Int'l Solid State Circuits Conf., paper 5.2, Feb. 2007.
[9] A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, and D. Lindqvist, “Network on Chip: An Architecture for Billion Transistor Era,” Proc. 18th IEEE NorChip Conf., Nov. 2000.
[10] W.J. Dally and B. Towles, “Route Packets, Not Wires: On-Chip Interconnection Networks,” Proc. 38th Design Automation Conf., pp. 684-689, June 2001.
[11] L. Benini and G. De-Micheli, “Networks on Chip: A New SoC Paradigm,” Computer, vol. 49, no. 1, pp. 70-71, Jan. 2002.
[12] R. Kumar, V. Zyuban, and D.M. Tullsen, “Interconnections in Multi-Core Architectures: Understanding Mechanism, Overheads, Scaling,” Proc. 32nd Ann. Int'l Symp. Computer Architecture, June 2005.
[13] J.D. Owens, W.J. Dally, R. Ho, D.J. Jayasimha, S.W. Keckler, and L.-S. Peh, “Research Challenges for On-Chip Interconnection Networks,” IEEE Micro, vol. 27, no. 5, pp. 96-108, Sept./Oct. 2007.
[14] C. Gunn, “CMOS Photonics for High-Speed Interconnects,” IEEE Micro, vol. 26, no. 2, pp. 58-66, Mar./Apr. 2006.
[15] F. Xia, M.J. Rooks, L. Sekaric, and Y.A. Vlasov, “Ultra-Compact High Order Ring Resonator Filters Using Submicron Silicon Photonic Wires for On-Chip Optical Interconnects,” Optics Express, vol. 15, no. 19, pp. 11934-11941, Sept. 2007.
[16] W.M.J. Green, M.J. Rooks, L. Sekaric, and Y.A. Vlasov, “Ultra-Compact, Low RF Power, 10 Gb/s Silicon Mach-Zehnder Modulator,” Optics Express, vol. 15, no. 25, pp. 17106-17113, Dec. 2007.
[17] C.L. Schow, F. Doany, O. Liboiron-Ladouceur, C. Baks, D.M. Kuchta, L. Schares, R. John, and J.A. Kash, “160-Gb/s, 16-Channel Full-Duplex, Single-Chip CMOS Optical Transceiver,” Proc. Optical Fiber Comm. Conf., paper OThG4, Mar. 2007.
[18] A. Biberman, B.G. Lee, K. Bergman, P. Dong, and M. Lipson, “Demonstration of All-Optical Multi-Wavelength Message Routing for Silicon Photonic Networks,” Proc. Optical Fiber Comm. Conf., paper OTuF6, Mar. 2008.
[19] Y.A. Vlasov, W.M.J. Green, and F. Xia, “High-Throughput Silicon Nanophotonic Wavelength-Insensitive Switch for On-Chip Optical Networks,” Nature Photonics, vol. 2, no. 4, Apr. 2008.
[20] K. Bernstein et al., “Interconnects in the Third Dimension: Design Challenges for 3D ICs,” Proc. 44th Design Automation Conf., pp.562-567, June 2007.
[21] A. Shacham, K. Bergman, and L.P. Carloni, “Maximizing GFLOPS-per-Watt: High-Bandwidth, Low Power Photonic On-Chip Networks,” Proc. Third Watson Conf. Interaction between Architecture, Circuits, and Compilers, pp. 12-21, Oct. 2006.
[22] A. Shacham, K. Bergman, and L.P. Carloni, “The Case for Low-Power Photonic Networks on Chip,” Proc. 44th Design Automation Conf., pp. 132-135, June 2007.
[23] A. Shacham, K. Bergman, and L.P. Carloni, “On the Design of a Photonic Network on Chip,” Proc. First IEEE Int'l Symp. Networks-on-Chips, pp. 53-64, May 2007.
[24] R. Ramaswami and K.N. Sivarajan, Optical Networks: A Practical Perspective, second ed. Morgan Kaufmann, 2002.
[25] J.H. Collet, F. Caignet, F. Sellaye, and D. Litaize, “Performance Constraints for Onchip Optical Interconnects,” IEEE J. Selected Topics in Quantum Electronics, vol. 9, no. 2, pp. 425-432, Mar./Apr. 2003.
[26] N. Kirman, M. Kirman, R.K. Dokania, J. Martínez, A.B. Apsel, M.A. Watkins, and D.H. Albonesi, “On-Chip Optical Technology in Future Bus-Based Multicore Designs,” IEEE Micro, vol. 27, no. 1, pp. 56-66, Jan./Feb. 2007.
[27] M. Briére, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. OĆonnor, “System Level Assessment of an Optical NoC in an MPSoC Platform,” Proc. Design, Automation and Test in Europe, Mar. 2007.
[28] M.J. Kobrinsky et al., “On-Chip Optical Interconnects,” Intel Technology J., vol. 8, no. 2, pp. 129-142, May 2004.
[29] T. Mudge, “Power: A First-Class Architectural Design Constraint,” Computer, vol. 34, no. 4, pp. 52-58, Apr. 2001.
[30] W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
[31] Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson, “12.5Gbit/s Carrier-Injection-Based Silicon Microring Silicon Modulators,” Optics Express, vol. 15, no. 2, pp. 430-436, Jan. 2007.
[32] A. Gupta, S.P. Levitan, L. Selavo, and D.M. Chiarulli, “High-Speed Optoelectronics Receivers in SiGe,” Proc. 17th Int'l Conf. VLSI Design, pp. 957-960, Jan. 2004.
[33] A.W. Fang, H. Park, O. Cohen, R. Jones, M.J. Paniccia, and J.E. Bowers, “Electrically Pumped Hybrid AlGaInAs-Silicon Evanescent Laser,” Optics Express, vol. 14, no. 20, pp. 9203-9210, Oct. 2006.
[34] B.G. Lee et al., “Ultrahigh-Bandwidth Silicon Photonic Nanowire Waveguides for On-Chip Networks,” IEEE Photonics Technology Letters, vol. 20, no. 6, pp. 398-400, Mar. 2008.
[35] B.G. Lee, B.A. Small, Q. Xu, M. Lipson, and K. Bergman, “Characterization of a $4\times 4$ Gb/s Parallel Electronic Bus to WDM Optical Link Silicon Photonic Translator,” IEEE Photonics Technology Letters, vol. 19, no. 7, pp. 456-458, Apr. 2007.
[36] Q. Xu, B. Schmidt, J. Shakya, and M. Lipson, “Cascaded Silicon Micro-Ring Modulators for WDM Optical Interconnection,” Optics Express, vol. 14, no. 20, pp. 9430-9435, Oct. 2006.
[37] A. Shacham and K. Bergman, “Building Ultralow Latency Interconnection Networks Using Photonic Integration,” IEEE Micro, vol. 27, no. 4, pp. 6-20, July/Aug. 2007.
[38] F. Xia, L. Sekaric, and Y.A. Vlasov, “Ultracompact Optical Buffers on a Silicon Chip,” Nature Photonics, vol. 1, no. 1, pp. 65-71, Jan. 2007.
[39] T.M. Pinkston and J. Shin, “Trends toward On-Chip Networked Microsystems,” Int'l J. High Performance Computing and Networking, vol. 3, no. 1, pp. 3-18, 2001.
[40] I.-W. Hsieh, X. Chen, J.I. Dadap, N.C. Panoiu, J.R.M. Osgood, S.J. McNab, and Y.A. Vlasov, “Ultrafast-Pulse Self-Phase Modulation and Third-Order Dispersion in Si Photonic Wire-Waveguides,” Optics Express, vol. 14, no. 25, pp. 12380-12387, Dec. 2006.
[41] “OMNeT++ Discrete Event Simulation System,” http:/www. omnetpp.org/, 2008.
[42] R. Ho, “Wire Scaling and Trends,” MTO DARPA Meeting, Sun Microsystems Laboratories, Aug. 2006.
[43] W.J. Dally and C.L. Seitz, “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
[44] N. Eisley and L.-S. Peh, “High-Level Power Analysis for On-Chip Networks,” Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems, Sept. 2004.
[45] H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, “Orion: A Power-Performance Simulator for Interconnection Networks,” Proc. 35th Ann. IEEE/ACM Int'l Symp. Microarchitecture, Nov. 2002.
[46] “Under the Hood: Intel's 45-nm High-k Metal-Gate Process,” http://www.eetimes.comshowArticle.jhtml?articleID= 202806020 , Nov. 2007.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool