Subscribe

Issue No.08 - August (2008 vol.57)

pp: 1046-1056

Ramón Beivide , University of Cantabria, Santander

Esteban Stafford , University of Cantabria, Santander

Miquel Moretó , UPC UPC , Barcelona Barcelona

Carmen Martínez , University of Cantabria, Santander

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2008.57

ABSTRACT

In this paper we consider a broad family of toroidal networks, denoted as Gaussian networks, which include many previously proposed and used topologies. We will define such networks by means of the Gaussian Integers, the subset of the Complex numbers with integer real and imaginary parts. Nodes in Gaussian networks are labeled by Gaussian integers, which confer these topologies an algebraic structure based on quotient rings of the Gaussian integers. In this sense, Gaussian integers reveal themselves as the appropriate tool for analyzing and exploiting any type of toroidal network. Using this algebraic approach, we can characterize the main distance-related properties of Gaussian networks, providing closed expressions for their diameter and average distance. In addition, we solve some important applications, like unicast and broadcast packet routing or the perfect placement of resources over these networks.

INDEX TERMS

Packet-switching networks, Network topology, Graph theory, Graphs and networks, Packet routing

CITATION

Ramón Beivide, Esteban Stafford, Miquel Moretó, Carmen Martínez, "Modeling Toroidal Networks with the Gaussian Integers",

*IEEE Transactions on Computers*, vol.57, no. 8, pp. 1046-1056, August 2008, doi:10.1109/TC.2008.57REFERENCES

- [1] N.R. Adiga et al., “An Overview of the BlueGene/L Supercomputer,”
Supercomputing 2002 Technical Papers, http://sc-2002.org/paperpdfspap.pap207.pdf , Nov. 2002.- [4] R. Beivide, E. Herrada, J.L. Balcazar, and J. Labarta, “Optimized Mesh-Connected Networks for SIMD and MIMD Architectures,”
Proc. 14th Ann. Int'l Symp. Computer Architecture, pp. 163-169, 1987.- [5] E.R. Berlekamp,
Algebraic Coding Theory. Aegean Park Press, 1984.- [7] J.-Y. Cai, G. Havas, B. Mans, A. Nerurkar, J.-P. Seifert, and I. Shparlinski, “On Routing in Circulant Graphs,”
Proc. Fifth Ann. Int'l Computing and Combinatorics Conf., 1999.- [8] J. Camara, M. Moreto, E. Vallejo, R. Bievide, J. Miguel-Alonso, C. Martinez, and J. Navaridas, “Mixed-Radix Twisted Torus Interconnection Networks,”
Proc. 21st IEEE Int'l Parallel and Distributed Processing Symp., Mar. 2007.- [9] Cray X1E Datasheet, http://www.cray.com/downloadsX1E_ datasheet.pdf , 2008.
- [10] Z. Cvetanovic, “Performance Analysis of the Alpha 21364-Based HP GS1280 Multiprocessor,”
Proc. 30th Ann. Int'l Symp. Computer Architecture, pp. 218-228, 2003.- [12] E. Gabidulin, C. Martínez, R. Beivide, and J. Gutierrez, “On the Weight Distribution of Gaussian Graphs with an Application to Coding Theory,”
Proc. Eighth Int'l Symp. Comm. Theory and Applications, pp. 17-22, July 2005.- [13] D. Gómez, J. Gutierrez, A. Ibeas, C. Martínez, and R. Beivide, “On Finding a Shortest Path in Circulant Graphs with Two Jumps,”
Lecture Notes in Computer Science, vol. 3595, pp. 777-786, Springer-Verlag, 2005.- [14] K. Huber, “Codes over Tori,”
IEEE Trans. Information Theory, vol. 43, no. 2, pp. 740-744, Mar. 1997.- [15] J.H. Jordan and C.J. Potratz, “Complete Residue Systems in the Gaussian Integers,”
Math. Magazine, pp. 1-12, 1965.- [16] C. Martínez, E. Vallejo, R. Beivide, C. Izu, and M. Moretó, “Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors,”
Int'l J. Parallel Programming, vol. 34, no. 3, June 2006.- [17] C. Martínez, M. Moretó, R. Beivide, and E. Gabidulin, “A Generalization of Perfect Lee Codes over Gaussian Integers,”
Proc. IEEE Int'l Symp. Information Theory, July 2006.- [21] B. Robic, “Optimal Routing in 2-Jump Circulant Networks,” TR397, Univ. of Cambridge Computer Laboratory, 1996.
- [22] S.L. Scott and G.M. Thorson, “The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,”
Proc. IEEE Hot Interconnects IV Symp., Aug. 1996.- [23] C.H. Sequin, “Doubly Twisted Torus Networks for VLSI Processor Arrays,”
Proc. Eighth Ann. Int'l Symp. Computer Architecture, pp.471-480, 1981. |