
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Sotirios Matakias, Yiorgos Tsiatouhas, Themistoklis Haniotakis, Angela Arapoyanni, "A Current Mode, Parallel, TwoRail Code Checker," IEEE Transactions on Computers, vol. 57, no. 8, pp. 10321045, August, 2008.  
BibTex  x  
@article{ 10.1109/TC.2008.59, author = {Sotirios Matakias and Yiorgos Tsiatouhas and Themistoklis Haniotakis and Angela Arapoyanni}, title = {A Current Mode, Parallel, TwoRail Code Checker}, journal ={IEEE Transactions on Computers}, volume = {57}, number = {8}, issn = {00189340}, year = {2008}, pages = {10321045}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.59}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  A Current Mode, Parallel, TwoRail Code Checker IS  8 SN  00189340 SP1032 EP1045 EPD  10321045 A1  Sotirios Matakias, A1  Yiorgos Tsiatouhas, A1  Themistoklis Haniotakis, A1  Angela Arapoyanni, PY  2008 KW  Reliability KW  Testing KW  and FaultTolerance KW  Errorchecking KW  Reliability and Testing KW  Errorchecking KW  Integrated Circuits KW  VLSI KW  Reliability and Testing KW  Errorchecking VL  57 JA  IEEE Transactions on Computers ER   
[1] J.W.C. Carter and P.R. Schneider, “Design of Dynamically Checked Computers,” Proc. Int'l Federation of Information Processing Congress, pp. 878883, 1968.
[2] D.A. Anderson and G. Metze, “Design of Totally SelfChecking Circuits for $m$ outof$n$ Codes,” IEEE Trans. Computers, vol. 22, pp.263269, 1973.
[3] M. Nicolaidis and B. Courtois, “Strongly CodeDisjoint Checkers,” IEEE Trans. Computers, vol. 37, pp. 751756, 1988.
[4] S. Tarnick, “Embedded Parity and TwoRail TSC Checkers with Error Memorizing Capability,” Proc. IEEE OnLine Testing Workshop, pp. 221225, 1995.
[5] C. Metra, M. Favali, and B. Ricco, “Embedded TwoRail Checkers with OnLine Testing Ability,” Proc. IEEE VLSI Test Symp., pp.145150, 1996.
[6] D. Nikolos, “Optimal SelfTesting Embedded TwoRail Checkers,” Proc. IEEE OnLine Testing Workshop, pp. 154161, 1996.
[7] D. Nikolos, “SelfTesting Embedded TwoRail Checkers,” J.Electronic Testing: Theory and Applications, vol. 12, pp. 6979, Feb.Apr. 1998.
[8] S.J. Piestrac, “Design Method of a Class of Embedded Combinational SelfTesting Checkers for TwoRail Codes,” IEEE Trans. Computers, vol. 51, no. 2, pp. 229234, Feb. 2002.
[9] D. Nikolos, “Optimal SelfTesting Embedded Parity Checkers,” IEEE Trans. Computers, vol. 47, no. 3, pp. 313321, Mar. 1998.
[10] F. Ozguner, “Design of Totally SelfChecking Embedded TwoRail Code Checkers,” IEE Electronics Letters, vol. 27, no. 4, pp. 382384, Feb. 1991.
[11] E. Fujiwara and K. Matsuoka, “A SelfChecking Generalized Prediction Checker and Its Use for BuiltIn Testing,” IEEE Trans. Computers, vol. 36, no. 1, pp. 8693, Jan. 1987.
[12] S. Kundu and S.M. Reddy, “Embedded Totally SelfChecking Checkers: A Practical Design,” IEEE Design and Test of Computers, vol. 7, no. 4, pp. 512, Aug. 1990.
[13] M. Omana, D. Rossi, and C. Metra, “High Speed and Highly Testable Parallel TwoRail Code Checker,” Proc. Design Automation and Test in Europe Conf., pp. 608613, 2003.
[14] C. Efstathiou, “Efficient MOS Implementation of Totally SelfChecking TwoRail Code Checkers,” Int. J. Electronics, vol. 68, no. 2, pp. 259264, 1990.
[15] J.C. Lo, “A Novel AreaTime Efficient Static CMOS Totally SelfChecking Comparator,” IEEE J. SolidState Circuits, vol. 28, no. 2, pp. 165168, 1993.
[16] S. Kundu, E.S. Sogomonyan, M. Goessel, and S. Tarnick, “SelfChecking Comparator with One Periodic Output,” IEEE Trans. Computers, vol. 45, no. 3, pp. 379380, Mar. 1996.
[17] C. Metra, M. Favali, and B. Ricco, “High Testable and Compact Single Output Comparator,” Proc. IEEE VLSI Test Symp., pp. 210215, 1997.
[18] M. Omana, D. Rossi, and C. Metra, “Low Cost and High Speed Embedded TwoRail Code Checker,” IEEE Trans. Computers, vol. 54, no. 2, pp. 153164, Feb. 2005.
[19] S. Matakias, Y. Tsiatouhas, T. Haniotakis, A. Arapoyanni, and A. Efthymiou, “Fast, Parallel TwoRail Code Checker with Enhanced Testability,” Proc. 11th IEEE Int'l OnLine Testing Symp., pp. 149156, 2005.
[20] International Technology Roadmap for Semiconductors, http:/public.itrs.net/, 2008.
[21] R.R. Montanes, P. Volf, and J.P. de Gyvez, “Resistance Characterization for Weak Open Defects,” IEEE Design and Test of Computers, vol. 19, no. 5, pp. 1826, Sept./Oct. 2002.
[22] J. Jahangiri and D. Abercrombie, “ValueAdded Defect Testing Techniques,” IEEE Design and Test of Computers, vol. 22, no. 3, pp.224231, May/June 2005.
[23] J.E. Smith and G. Metze, “Strongly FaultSecure Logic Networks,” IEEE Trans. Computers, vol. 27, no. 6, pp. 491499, June 1978.
[24] M. Nicolaidis, “SelfExercising Checkers for Unified BuiltIn SelfTest (UBIST),” IEEE Trans. ComputerAided Design, vol. 8, pp. 203218, 1989.
[25] M. Bohr, R. Chau, T. Ghani, and K. Mistry, “The Highk Solution,” IEEE Spectrum, vol. 44, no. 10, pp. 2329, Oct. 2007.
[26] N. Gaitanis et.al., “An Asynchronous Totally SelfChecking TwoRail Code Error Indicator,” Proc. IEEE VLSI Test Symp., pp. 151156, 1996.