
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
ByeongGyu Nam, Hyejung Kim, HoiJun Yoo, "Power and AreaEfficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems," IEEE Transactions on Computers, vol. 57, no. 4, pp. 490504, April, 2008.  
BibTex  x  
@article{ 10.1109/TC.2008.12, author = {ByeongGyu Nam and Hyejung Kim and HoiJun Yoo}, title = {Power and AreaEfficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems}, journal ={IEEE Transactions on Computers}, volume = {57}, number = {4}, issn = {00189340}, year = {2008}, pages = {490504}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2008.12}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Power and AreaEfficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems IS  4 SN  00189340 SP490 EP504 EPD  490504 A1  ByeongGyu Nam, A1  Hyejung Kim, A1  HoiJun Yoo, PY  2008 KW  Computer Arithmetic KW  unified arithmetic unit KW  vector operations KW  transcendental functions KW  logarithmic number system KW  3D computer graphics KW  handheld systems VL  57 JA  IEEE Transactions on Computers ER   
[1] Khro nos Group, OpenGLES 2.0, http:/www.khronos.org, 2007.
[2] J.H. Sohn, Y.H. Park, C.W. Yoon, R. Woo, S.J. Park, and H.J. Yoo, “LowPower 3D Graphics Processors for Mobile Terminals,” IEEE Comm. Magazine, pp. 9099, Dec. 2005.
[3] OpenGL ARB, OpenGL Programming Guide, third ed. AddisonWesley, 1999.
[4] Analog Devices, ADSP21000 Family Application Handbook, 1994.
[5] B.G. Nam, H. Kim, and H.J. Yoo, “A LowPower Unified Arithmetic Unit for Programmable Handheld 3D Graphics Systems,” Proc. IEEE Custom Integrated Circuits Conf., pp. 535538, Sept. 2006.
[6] B.G. Nam, H. Kim, and H.J. Yoo, “A 210MHz 15mW Unified Vector and Transcendental Function Unit for Programmable Handheld 3D Graphics Systems,” Proc. IEEE Asian SolidState Circuits Conf., pp. 9598, Nov. 2006.
[7] J.N. Mitchell Jr., “Computer Multiplication and Division Using Binary Logarithms,” IRE Trans. Electronic Computers, vol. 11, pp.512517, Aug. 1962.
[8] R. Zhang, J.H. Han, A.T. Erdogan, and T. Arslan, “Low Power CORDIC IP Core Implementation,” Proc. Int'l Conf. Acoustic, Speech, and Signal Processing, pp. 956959, May 2006.
[9] J.S. Walther, “A Unified Algorithm for Elementary Functions,” Proc. Spring Joint Computer Conf., pp. 379385, 1971.
[10] W.F. Wong and E. Goto, “Fast HardwareBased Algorithms for Elementary Function Computations Using Rectangular Multipliers,” IEEE Trans. Computers, vol. 43, no. 3, pp. 278294, Mar. 1994.
[11] J.A. Pineiro, S.F. Oberman, J.M. Muller, and J.D. Bruguera, “HighSpeed Function Approximation Using a Minimax Quadratic Interpolator,” IEEE Trans. Computers, vol. 54, no. 3, pp. 304318, Mar. 2005.
[12] D. Das, K. Mukhopadhyaya, and B.P. Sinha, “Implementation of Four Common Functions on an LNS CoProcessor,” IEEE Trans. Computers, vol. 44, no. 1, pp. 155161, Jan. 1995.
[13] D. Harris, “A Powering Unit for an OpenGL Lighting Engine,” Proc. 35th Asilomar Conf. Signals, Systems, and Computers, pp. 16411645, 2001.
[14] IEEE Standard for Binary FloatingPoint Arithmetic, ANSI/IEEE Standard 7541985, 1985.
[15] F.S. Lai and C.F.E. Wu, “A Hybrid Number System Processor with Geometric and Complex Arithmetic Capabilities,” IEEE Trans. Computers, vol. 40, no. 8, pp. 952962, Aug. 1991.
[16] G.K. Kolli, “3D Graphics Optimization for ARM Architecture,” Proc. Game Developer Conf., 2002.
[17] J.H. Sohn, R. Woo, and H.J. Yoo, “A Programmable Vertex Shader with FixedPoint SIMD Datapath for Low Power Wireless Applications,” Proc. ACM Siggraph/Eurographics Workshop Graphics Hardware, pp. 107114, Aug. 2004.
[18] M.J. Schulte and E.E. Swartzlander Jr., “Hardware Designs for Exactly Rounded Elementary Functions,” IEEE Trans. Computers, vol. 43, no. 8, pp. 964973, Aug. 1994.
[19] M. Combet, H. Zonneveld, and L. Verbeek, “Computation of the Base Two Logarithm of Binary Numbers,” IEEE Trans. Electronic Computers, vol. 14, pp. 863867, Dec. 1965.
[20] E.L. Hall, D.D. Lynch, and S.J. Dwyer III, “Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications,” IEEE Trans. Computers, vol. 19, no. 2, pp.97105, Feb. 1970.
[21] K.H. Abed and R.E. Siferd, “CMOS VLSI Implementation of a LowPower Logarithmic Converter,” IEEE Trans. Computers, vol. 52, no. 11, pp. 14211433, Nov. 2003.
[22] V. Oklobdzija, “An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis,” IEEE Trans. VLSI Systems, vol. 2, no. 1, pp. 124128, Mar. 1994.
[23] K.H. Abed and R.E. Siferd, “VLSI Implementation of a LowPower Antilogarithmic Converter,” IEEE Trans. Computers, vol. 52, no. 9, pp. 12211228, Sept. 2003.
[24] Microsoft Corp., Microsoft DirectX Technology Overview, http://www.microsoft.com/windowsdirectx, 2007.
[25] J.A. Pineiro and J.D. Bruguera, “HighSpeed DoublePrecision Computation of Reciprocal, Division, Square Root, and Inverse Square Root,” IEEE Trans. Computers, vol. 51, no. 12, pp. 13771388, Dec. 2002.