Issue No.03 - March (2008 vol.57)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2007.70806
Time, power, and data volume are among some of the most challenging issues for testing System-on-Chip (SoC) and have not been fully resolved even if a scan-based technique is employed. A novel architecture referred to the Selective Trigger Scan architecture, is introduced in this paper to address these issues. This architecture reduces switching activity in the circuitunder-test (CUT) and increases the clock frequency of the scanning process. An auxiliary chain is utilized in this architecture to avoid the large number of transitions to the CUT during the scan-in process, as well as enabling retention of the currently applied test vectors and applying only necessary changes to them. The auxiliary chain shifts in the difference between consecutive test vectors and only the required transitions (referred to as trigger data) are applied to the CUT. Power requirements are substantially reduced; moreover, DFT penalties are reduced because no additional multiplexer is utilized along the scan path. Data reformatting is applied in order to make the proposed architecture amenable to data compression, thus permitting a further reduction in test time. It also permits delay fault testing. Using ISCAS 85 and 89 benchmark circuits, the effectiveness of this architecture for improving SoC test measures (such as power, time and data volume) is experimentally evaluated and confirmed.
Scan Test, Test Data Volume, Test Application Time, Test Power, Test Compression, Delay Testing
Shervin Sharifi, Fabrizio Lombardi, Zainalabedin Navabi, "A Selective Trigger Scan Architecture for VLSI Testing", IEEE Transactions on Computers, vol.57, no. 3, pp. 316-328, March 2008, doi:10.1109/TC.2007.70806