The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - March (2008 vol.57)
pp: 316-328
ABSTRACT
Time, power, and data volume are among some of the most challenging issues for testing System-on-Chip (SoC) and have not been fully resolved even if a scan-based technique is employed. A novel architecture referred to the Selective Trigger Scan architecture, is introduced in this paper to address these issues. This architecture reduces switching activity in the circuitunder-test (CUT) and increases the clock frequency of the scanning process. An auxiliary chain is utilized in this architecture to avoid the large number of transitions to the CUT during the scan-in process, as well as enabling retention of the currently applied test vectors and applying only necessary changes to them. The auxiliary chain shifts in the difference between consecutive test vectors and only the required transitions (referred to as trigger data) are applied to the CUT. Power requirements are substantially reduced; moreover, DFT penalties are reduced because no additional multiplexer is utilized along the scan path. Data reformatting is applied in order to make the proposed architecture amenable to data compression, thus permitting a further reduction in test time. It also permits delay fault testing. Using ISCAS 85 and 89 benchmark circuits, the effectiveness of this architecture for improving SoC test measures (such as power, time and data volume) is experimentally evaluated and confirmed.
INDEX TERMS
Scan Test, Test Data Volume, Test Application Time, Test Power, Test Compression, Delay Testing
CITATION
Mohammad Hosseinabady, Shervin Sharifi, Fabrizio Lombardi, Zainalabedin Navabi, "A Selective Trigger Scan Architecture for VLSI Testing", IEEE Transactions on Computers, vol.57, no. 3, pp. 316-328, March 2008, doi:10.1109/TC.2007.70806
REFERENCES
[1] Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” Proc. IEEE VLSI Test Symp., pp. 4-9, 1993.
[2] S. Wang and S.K. Gupta, “ATPG for Heat Dissipation Minimization during Scan Testing,” Proc. IEEE Design Automation Conf., pp.614-619, 1997.
[3] A. Wang and S. Gupta, “LT-RTPG: A New Test-Per-Scan BIST TPG for Low Heat Dissipation,” Proc. IEEE Int'l Test Conf., pp. 85-94, 1999.
[4] S. Sharifi, J. Jaffari, M. Hosseinabady, Z. Navabi, and A. Afzali-Kusha, “A Scan-Based Structure with Reduced Static and Dynamic Power Consumption,” J. Low Power Electronics, vol. 2, no. 3, pp. 477-487, Dec. 2006.
[5] S. Sharifi, J. Jaffari, M. Hosseinabady, Z. Navabi, and A. Afzali-Kusha, “Simultaneous Reduction of Dynamic and Static Power in Scan Structures,” Proc. Design, Automation and Test in Europe, vol. 2, pp. 846-851, 2005.
[6] D.H. Baik, K.K. Saluja, and S. Kajihara, “Random Access Scan: A Solution to Test Power, Test Data Volume and Test Time,” Proc. 17th Int'l Conf. VLSI Design, pp. 883-888, 2004.
[7] V. Dabholkar, S. Chakrabarty, I. Pomeranz, and S. Reddy, “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application,” IEEE Trans. Computer-Aided Design, vol. 20, no. 7, pp. 911-917, 2001.
[8] S. Wang and S.K. Gupta, “An Automatic Test Pattern Generator for Minimizing Switching Activity during Scan Testing Activity,” IEEE Trans. Computer-Aided Design, vol. 21, no. 8, pp. 954-968, 2002.
[9] O. Sinanoglu, I. Bayraktaroglu, and A. Orailoglu, “Test Power Reduction through Minimization of Scan Chain Transitions,” Proc. 20th IEEE VLSI Test Symp., pp. 166-171, 2002.
[10] N. Nicolici and B.M. Al-Hashimi, “Multiple Scan Chain for Power Minimization during Test Application in Sequential Circuits,” IEEE Trans. Computers, vol. 51, no. 5, May 2002.
[11] J. Saxena, K. Butler, and L. Whetsel, “A Scheme to Reduce Power Consumption during Scan Testing,” Proc. IEEE Int'l Test Conf., pp.670-677, Oct. 2001.
[12] P. Rosinger, B.M. Al-Hashimi, and N. Nicolici, “Scan Architecture for Shift and Capture Cycle Power Reduction,” Proc. 17th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 129-137, 2002.
[13] S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, “Low-Power Scan Design Using First-Level Supply Gating,” IEEE Trans. Very Large Scale Integration Systems, vol. 13, no. 3, pp.384-395, 2005.
[14] J.J. Chen, C.K. Yang, and K.J. Lee, “Test Pattern Generation and Clock Disabling for Simultaneous Test Time and Power Reduction,” IEEE Trans. Computer-Aided Design, vol. 22, no. 3, pp. 363-370, Mar. 2003.
[15] A. Jas and N. Touba, “Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip,” Proc. IEEE Int'l Conf. Computer Design, pp. 418-423, Oct. 1999.
[16] A. Jas and N. Touba, “Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Design,” Proc. Int'l Test Conf., pp. 458-464, Oct. 1998.
[17] J. Ziv and A. Lempel, “A Universal Algorithm for Sequential Data Compression,” IEEE Trans. Information Theory, vol. 23, pp. 337-343, May 1977.
[18] J. Ziv and A. Lempel, “A Compression of Individual Sequences via Variable-Rate Coding,” IEEE Trans. Information Theory, vol. 24, pp. 530-538, Sept. 1978.
[19] R.F. Rice, “Some Practical Universal Noiseless Coding Techniques,” JPL, Mar. 1979.
[20] J.S. Vitter and P.G. Howard, “Fast and Efficient Lossless Image Compression,” Proc. IEEE Data Compression Conf., pp. 351-360, Apr. 1993.
[21] A. Chandra and K. Chakrabarty, “Test Data Compression and Decompression Based on Internal Scan Chains and Golomb Coding,” IEEE Trans. Computer-Aided Design, vol. 21, pp. 715-722, June 2002.
[22] L. Lingappan, S. Ravi, A. Raghunathan, N.K. Jha, and S.T. Chakradhar, “Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 2193-2206, 2006.
[23] A. Strollo, E. Napoli, and D. De Caro, “New Clock-Gating Techniques for Low-Power Flip-Flops,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 114-119, July 2000.
[24] A. Chandra and K. Chakrabarty, “System-on-a-Chip Test Data Compression and Decompression Architectures Based on Golomb Codes,” IEEE Trans. Computer-Aided Design, vol. 20, no. 3, pp. 355-368, Mar. 2001.
[25] A. Jas and N.A. Touba, “Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Design,” Proc. Int'l Test Conf., pp. 458-464, Nov. 1998.
[26] T. Cormen, C. Leiserson, and R. Rivest, Introduction to Algorithms. MIT Press, 1990.
[27] M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic, 2000.
[28] “ATOM Test Vectors,” http://www.crhc.uiuc.edu/IGATEATOM-vectors.html , 2007.
[29] K. Helsgaun, “An Effective Implementation of the Lin-Kernighan Traveling Salesman Heuristic,” DATALOGISKE SKRIFTER (Writings on Computer Science), 81, Roskilde Univ., 1998.
[30] N.K. Jha and S. Gupta, Testing of Digital Systems. Cambridge Univ. Press, 2003.
[31] M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Kluwer Academic, 2000.
[32] Y. Bonhomme, T. Yoneda, H. Fujiwara, and P. Girard, “An Efficient Scan Tree Design for Test Time Reduction,” Proc. Ninth IEEE European Test Symp., pp. 174-179, 2004.
[33] K. Miyase, S. Kajihara, and S.M. Reddy, “Multiple Scan Tree Design with Test Vector Modification,” Proc. 13th Asian Test Symp., 2004.
[34] S. Ghosh, S. Basu, and N.A. Touba1, “Joint Minimization of Power and Area in Scan Testing by Scan Cell Reordering,” Proc. IEEE CS Ann. Symp. VLSI, pp. 246-249, 2003.
[35] V. Dabholkar, S. Chakravarty, I. Pomeranz, and S.M. Reddy, “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application,” IEEE Trans. Computer Aided Design, vol. 17, no. 12, pp. 1325-1333, 1998.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool