The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - February (2008 vol.57)
pp: 274-288
ABSTRACT
A set of graph augmentation algorithms are introduced to model a class of timing faults in timed-EFSM models. It is shown that the test sequences generated based on our models can detect 1-clock and n-clock timing faults, and incorrect timer setting faults in an implementation under test (IUT). It is proven that the size of the augmented graph resulting from our augmentation algorithms is in the same order of magnitude as of the original specification.
INDEX TERMS
Conformance Testing, Timers, Fault Modeling, Finite State Machine (FSM), Extended Finite State Machine (EFSM), Timed EFSM.
CITATION
M. Umit Uyar, Samrat S. Batth, Yu Wang, Mariusz A. Fecko, "Algorithms for Modeling a Class of Single Timing Faults in Communication Protocols", IEEE Transactions on Computers, vol.57, no. 2, pp. 274-288, February 2008, doi:10.1109/TC.2007.70772
REFERENCES
[1] M.U. Uyar, Y. Wang, S.S. Batth, A. Wise, and M.A. Fecko, “Timing Fault Models for Systems with Multiple Timers,” Proc. IFIP Int'l Conf. Testing of Communicating Systems, June 2005.
[2] M.U. Uyar, Y. Wang, S.S. Batth, A. Wise, and M.A. Fecko, “Single Fault Models for Timed FSMs,” Proc. IEEE Instrumentation and Measurement Technology Conf., vol. III, pp. 2349-2354, May 2005.
[3] J. Springintveld, F. Vaandrager, and P.R. D'Argenio, “Testing Timed Automata,” Theoretical Computer Science, vol. 254, nos. 1-2, pp. 225-257, 2001.
[4] A. En-Nouaary, R. Dssouli, and F. Khendek, “Timed Wp-Method: Testing Real-Time Systems,” IEEE Trans. Software Eng., vol. 28, no. 11, pp. 1023-1038, Nov. 2002.
[5] A. En-Nouaary and R. Dssouli, “A Guided Method for Testing Timed Input Output Automata,” Proc. IFIP Int'l Conf. Testing of Communicating Systems, D. Hogrefe and A. Wiles, eds., pp. 211-225, May 2003.
[6] A. En-Nouaary, R. Dssouli, F. Khendek, and A. Elqortobi, “Timed Test Cases Generation Based on State Characterisation Technique,” Proc. IEEE Real-Time Systems Symp., pp. 220-229, Dec. 1998.
[7] R. Segala, R. Gawlick, J. Søgaard-Andersen, and N. Lynch, “Liveness in Timed and Untimed Systems,” Information and Computation, vol. 141, no. 2, pp. 119-171, 1998.
[8] T.A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine, “Symbolic Model Checking for Real-Time Systems,” Information and Computation, vol. 111, no. 2, pp. 193-244, 1994.
[9] R. Alur and D. Dill, “A Theory of Timed Automata,” Theoretical Computer Science, vol. 126, pp. 183-235, 1994.
[10] A. Duale and M.U. Uyar, “A Method Enabling Feasible Conformance Test Sequence Generation for EFSM Models,” IEEE Trans. Comm., vol. 53, no. 5, pp. 614-627, May 2004.
[11] M. Fecko, M. Uyar, A. Duale, and P. Amer, “A Technique to Generate Feasible Tests for Communications Systems with Multiple Timers,” IEEE/ACM Trans. Networking, vol. 11, no. 5, pp. 796-809, Oct. 2003.
[12] M.U. Uyar, M. Fecko, A. Duale, P. Amer, and A. Sethi, “Experience in Developing and Testing Network Protocol Software Using FDTs,” Information and Software Technology, vol. 45, no. 12, pp. 815-835, 2003.
[13] A. En-Nouaary, F. Khendek, and R. Dssouli, “Fault Coverage in Testing Real-Time Systems,” Proc. IEEE Int'l Conf. Real-Time Computing Systems and Applications, Dec. 1999.
[14] M. Fecko, P. Amer, M. Uyar, and A. Duale, “Test Generation in the Presence of Conflicting Timers,” Proc. IFIP Int'l Conf. Testing of Communicating Systems, H. Ural, R. Probert, and G. Bochmann, eds., pp. 301-320, Aug. 2000.
[15] H. Ural and K. Zhu, “Optimal Length Test Sequence Generation Using Distinguishing Sequences,” IEEE/ACM Trans. Networking, vol. 1, no. 3, pp. 358-371, 1993.
[16] M.U. Uyar, M. Fecko, A. Duale, P. Amer, and A. Sethi, “A Formal Approach to Development of Network Protocols: Theory and Application to a Wireless Standard,” Proc. Concordia Prestigious Workshop Comm. Software Eng., Sept. 2001.
[17] S.S. Batth, M.U. Uyar, Y. Wang, and M.A. Fecko, “Fault Modeling and Detection Capabilities for EFSM Models,” IEEE Trans. Instrumentation and Measurement, in press.
[18] D. Lee and M. Yannakakis, “Principles and Methods of Testing Finite State Machines—A Survey,” Proc. IEEE, vol. 84, no. 8, pp.1090-1123, Aug. 1996.
[19] ITU Recommendation Z100: SDL—Specification and Description Language. Int'l Telecomm. Union, 1989.
[20] M.U. Uyar and A. Duale, “Modeling VHDL Specifications as Consistent EFSMs,” Proc. IEEE Military Comm. Conf., Nov. 1997.
[21] ISO Int'l Standard 9074: Estelle—A Formal Description Technique Based on an Extended State Transition Model, ISO, Information Processing Systems—OSI, 1989.
[22] D. Hogrefe, B. Koch, and H. Neukirchen, “Some Implications of MSC, SDL and TTCN Time Extensions for Computer-Aided Test Generation,” Proc. SDL Forum Symp., R. Reed and J. Reed, eds., June 2001.
[23] B. Serdar and K.-C. Tai, “A New Approach to Checking Sequence Generation for Finite State Machines,” Proc. IFIP Int'l Conf. Testing of Communicating Systems, Mar. 2002.
[24] Y. Rekhter and T. Li, “A Border Gateway Protocol 4 (BGP-4),” IETF RFC 1771, 1995.
22 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool