This Article 
 Bibliographic References 
 Add to: 
Analysis of Mask-Based Nanowire Decoders
February 2008 (vol. 57 no. 2)
pp. 175-187
Stochastically assembled nanoscale architectures have the potential to achieve device densities 100 times greater than today's CMOS. A key challenge facing nanotechnologies is controlling parallel sets of nanowires, such as those in crossbars, using a moderate number of mesoscale wires. Three similar methods have been proposed to control NWs using a set of perpendicular mesoscale wires. The first is based on nanowire differentiation during manufacture, the second makes random connections between nanowires and mesoscale wires, and the third, a mask-based approach, interposes high-K dielectric regions between nanowires and mesoscale wires. Each of these addressing schemes involve a stochastic step in their implementation. In this paper we analyze the mask-based approach and show that, when compared to the other two schemes, a large number of mesoscale control wires is necessary for its realization.

[1] Y. Chen, G.-Y. Jung, D.A.A. Ohlberg, X. Li, D.R. Stewart, J.O. Jeppeson, K.A. Nielson, J.F. Stoddart, and R.S. Williams, “Nano scale Molecular-Switch Crossbar Circuits,” Nanotechnology, vol. 14, pp. 462-468, 2003.
[2] N.A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P.M. Petroff, and J.R. Heath, “Ultrahigh-Density Nanowire Lattices and Circuits,” Science, vol. 300, pp. 112-115, Apr. 2003.
[3] D. Whang, S. Jin, and C.M. Lieber, “Nanolithography Using Hierarchically Assembled Nanowire Masks,” Nano Letters, vol. 3, no. 7, pp. 951-954, 2003.
[4] Z. Zhong, D. Wang, Y. Cui, M.W. Bockrath, and C.M. Lieber, “Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems,” Science, vol. 302, pp. 1377-1379, 2003.
[5] C.P. Collier, E.W. Wong, M. Belohradský, F.M. Raymo, J.F. Stoddart, P.J. Kuekes, R.S. Williams, and J.R. Heath, “Electronically Configurable Molecular-Based Logic Gates,” Science, vol. 285, pp. 391-394, 1999.
[6] C.P. Collier, G. Mattersteig, E.W. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J. Fraser Stoddart, and J.R. Heath, “A [2]Catenate-Based Solid State Electronically Reconfigurable Switch,” Science, vol. 290, pp. 1172-1175, 2000.
[7] G.Y. Jung, S. Ganapathiappan, A.A. Ohlberg, L. Olynick, Y. Chen, W.M. Tong, and R.S. Williams, “Fabrication of a 34 $\times$ 34 Crossbar Structure at 50 nm Half-Pitch by UV-Based Nanoimprint Lithography,” Nano Letters, vol. 4, no. 7, pp. 1225-1229, 2004.
[8] A.M. Morales and C.M. Lieber, “A Laser Ablation Method for Synthesis of Crystalline Semiconductor Nanowires,” Science, vol. 279, pp. 208-211, 1998.
[9] Y. Cui, L. Lauhon, M. Gudiksen, J. Wang, and C.M. Lieber, “Diameter-Controlled Synthesis of Single Crystal Silicon Nanowires,” Applied Physics Letters, vol. 78, no. 15, pp. 2214-2216, 2001.
[10] S.Y. Chou, P.R. Krauss, and P.J. Renstrom, “Imprint Lithography with 25-Nanometer Resolution,” Science, vol. 272, pp. 85-87, 1996.
[11] E. Johnston-Halperin, R. Beckman, Y. Luo, N. Melosh, J. Green, and J.R. Heath, “Fabrication of Conducting Silicon Nanowire Arrays,” J. Applied Physics Letters, vol. 96, no. 10, pp. 5921-5923, 2004.
[12] A. DeHon, “Array-Based Architecture for FET-Based, Nanoscale Electronics,” IEEE Trans. Nanotechnology, vol. 2, no. 1, pp. 23-32, Mar. 2003.
[13] Y. Huang, X. Duan, Q. Wei, and C.M. Lieber, “Directed Assembly of One-Dimensional Nanostructures into Functional Networks,” Science, vol. 291, pp. 630-633, 2001.
[14] D. Whang, S. Jin, Y. Wu, and C.M. Lieber, “Large-Scale Hierarchical Organization of Nanowire Arrays for Integrated Nanosystems,” Nano Letters, vol. 3, no. 9, pp. 1255-1259, 2003.
[15] R.S. Williams and P.J. Kuekes, “Demultiplexer for a Molecular Wire Crossbar Network,” US patent 6,256,767, July 2001.
[16] T. Hogg, Y. Chen, and P.J. Kuekes, “Assembling Nanoscale Circuits with Randomized Connections,” IEEE Trans. Nanotechnology, vol. 5, no. 2, pp. 110-122, 2006.
[17] R. Beckman, E. Johnston-Halperin, Y. Luo, J.E. Green, and J.R. Heath, “Bridging Dimensions: Demultiplexing Ultrahigh-Density Nanowire Circuits,” Science, vol. 310, pp. 465-468, 2005.
[18] A. DeHon, P. Lincoln, and J.E. Savage, “Stochastic Assembly of Sublithographic Nanoscale Interfaces,” IEEE Trans. Nanotechnology, vol. 2, no. 3, pp. 165-174, 2003.
[19] B. Gojman, E. Rachlin, and J.E. Savage, “Evaluation of Design Strategies for Stochastically Assembled Nanoarray Memories,” J.Emerging Technologies in Computing Systems, vol. 1, no. 2, pp. 73-108, 2005.
[20] E. Rachlin and J.E Savage, “Nanowire Addressing in the Face of Uncertainty,” Proc. IEEE Int'l Symp. VLSI, pp. 225-230, Mar. 2006.
[21] S.C. Goldstein and M. Budiu, “NanoFabrics: Spatial Computing Using Molecular Electronics,” Proc. 28th Ann. Int'l Symp. Computer Architecture, pp. 178-189, , June 2001.
[22] M.R. Stan, P.D. Franzon, S.C. Goldstein, J.C. Lach, and M.M. Ziegler, “Molecular Electronics: From Devices and Interconnect to Circuits and Architecture,” Proc. IEEE, vol. 91, no. 11, Nov. 2003.
[23] A. DeHon, “Nanowire-Based Programmable Architectures,” J.Emerging Technologies in Computing Systems, vol. 1, no. 2, pp.109-162, 2005.
[24] M.S. Gudiksen, L.J. Lauhon, J. Wang, D.C. Smith, and C.M. Lieber, “Growth of Nanowire Superlattice Structures for Nanoscale Photonics and Electronics,” Nature, vol. 415, pp. 617-620, Feb. 2002.
[25] Y. Wu, R. Fan, and P. Yang, “Block-by-Block Growth of Single-Crystal Si/SiGe Superlattice Nanowires,” Nano Letters, vol. 2, no. 2, pp. 83-86, 2002.
[26] M.T. Björk, B.J. Ohlsson, T. Sass, A.I. Persson, C. Thelander, M.H. Magnusson, K. Deppert, L.R. Wallenberg, and L. Samuelson, “One-Dimensional Steeplechase for Electrons Realized,” Nano Letters, vol. 2, no. 2, pp. 87-89, 2002.
[27] B. Gojman, E. Rachlin, and J.E. Savage, “Decoding of Stochastically Assembled Nanoarrays,” Proc. 2004 Int'l Symp. VLSI, Feb. 2004.
[28] J.E. Savage, E. Rachlin, A. DeHon, C.M. Lieber, and Y. Wu, “Radial Addressing of Nanowires,” J. Emerging Technologies in Computing Systems, vol. 2, no. 2, pp. 129-154, 2006.
[29] J.R. Heath, Y. Luo, and R. Beckman, “System and Method Based on Field-Effect Transistors for Addressing Nanometer-Scale Devices,” US patent application 20050006671, Jan. 2005.
[30] J.R. Heath and M.A. Ratner, “Molecular Electronics,” Physics Today, vol. 56, no. 5, pp. 43-49, 2003.
[31] X. Ma, D.B. Strukov, J.H. Lee, and K.K. Likharev, “Afterlife for Silicon: CMOL Circuit Architectures,” Proc. Fifth IEEE Conf. Nanotechnology, 2005.
[32] N.H. Di Spigna, D.P. Nackashi, C.J. Amsinck, S.R. Sonkusale, and P.D. Franzon, “Deterministic Nanowire Fanout and Interconnect without Any Critical Translational Alignment,” IEEE Trans. Nanotechnology, vol. 5, no. 4, pp. 356-361, 2006.
[33] K. Gopalakrishnan, R.S. Shenoy, C. Rettner, R. King, Y. Zhang, B. Kurdi, L.D. Bozano, J.J. Welser, M.B. Rothwell, M. Jurich, M.I. Sanchez, M. Hernandez, P.M. Rice, W.P. Risk, and H.K. Wickramasinghe, “The Micro to Nano Addressing Block (MNAB),” IEEE Electron Devices Meeting, IEDM Technical Digest, pp. 471-474, Dec. 2005.
[34] Dr. Rob Beckman, Caltech Dept. of Chemistry, personal comm., 2005.
[35] E. Rachlin and J.E. Savage, “Nanowire Addressing with Randomized-Contact Decoders,” Proc. Int'l Conf. Computer-Aided Design, Nov. 2006.

Index Terms:
Hardware, Miscellaneous, Emerging technologies, Stochastic processes
Eric Rachlin, John Savage, "Analysis of Mask-Based Nanowire Decoders," IEEE Transactions on Computers, vol. 57, no. 2, pp. 175-187, Feb. 2008, doi:10.1109/TC.2007.70795
Usage of this product signifies your acceptance of the Terms of Use.