
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Davy Genbrugge, Lieven Eeckhout, "Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces," IEEE Transactions on Computers, vol. 57, no. 1, pp. 4154, January, 2008.  
BibTex  x  
@article{ 10.1109/TC.2007.70783, author = {Davy Genbrugge and Lieven Eeckhout}, title = {Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces}, journal ={IEEE Transactions on Computers}, volume = {57}, number = {1}, issn = {00189340}, year = {2008}, pages = {4154}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2007.70783}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces IS  1 SN  00189340 SP41 EP54 EPD  4154 A1  Davy Genbrugge, A1  Lieven Eeckhout, PY  2008 KW  Modeling techniques KW  Performance Analysis and Design Aids KW  Simulation VL  57 JA  IEEE Transactions on Computers ER   
[1] R. Bell Jr. and L.K. John, “Improved Automatic Testcase Synthesis for Performance Model Validation,” Proc. 19th ACM Int'l Conf. Supercomputing (ICS '05), pp. 111120, June 2005.
[2] D. Brooks, P. Bose, S.E. Schuster, H. Jacobson, P.N. Kudva, A. Buyuktosunoglu, J.D. Wellman, V. Zyuban, M. Gupta, and P.W. Cook, “PowerAware Microarchitecture: Design and Modeling Challenges for NextGeneration Microprocessors,” IEEE Micro, vol. 20, no. 6, pp. 2644, Nov./Dec. 2000.
[3] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A Framework for ArchitecturalLevel Power Analysis and Optimizations,” Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA '00), pp. 8394, June 2000.
[4] R. Carl and J.E. Smith, “Modeling Superscalar Processors via Statistical Simulation,” Proc. Workshop Performance Analysis and Its Impact on Design (PAID '98), June 1998.
[5] T.M. Conte, M.A. Hirsch, and K.N. Menezes, “Reducing State Loss for Effective Trace Sampling of Superscalar Processors,” Proc. Int'l Conf. Computer Design (ICCD '96), pp. 468477, Oct. 1996.
[6] L. Eeckhout, R.H. Bell Jr., B. Stougie, K. De Bosschere, and L.K. John, “Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies,” Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA '04), pp. 350361, June 2004.
[7] L. Eeckhout and K. De Bosschere, “Hybrid AnalyticalStatistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces,” Proc. 10th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '01), pp. 2534, Sept. 2001.
[8] L. Eeckhout, S. Nussbaum, J.E. Smith, and K. De Bosschere, “Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox,” IEEE Micro, vol. 23, no. 5, pp. 2638, Sept./Oct. 2003.
[9] S. Eyerman, L. Eeckhout, and K. De Bosschere, “Efficient Design Space Exploration of High Performance Embedded OutofOrder Processors,” Proc. Conf. Design, Automation and Test in Europe (DATE '06), pp. 351356, Mar. 2006.
[10] K.I. Farkas and N.P. Jouppi, “Complexity/Performance Tradeoffs with NonBlocking Loads,” Proc. 21st Ann. Int'l Symp. Computer Architecture (ISCA '94), pp. 211222, Apr. 1994.
[11] D. Genbrugge, L. Eeckhout, and K. De Bosschere, “Accurate Memory Data Flow Modeling in Statistical Simulation,” Proc. 20th ACM Int'l Conf. Supercomputing (ICS '06), pp. 8796, June 2006.
[12] C. Hsieh and M. Pedram, “MicroProcessor Power Estimation Using ProfileDriven Program Synthesis,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 17, no. 11, pp.10801089, Nov. 1998.
[13] V.S. Iyengar and L.H. Trevillyan, “Evaluation and Generation of Reduced Traces for Benchmarks,” Technical Report RC 20610, IBM Research Division, T.J. Watson Research Center, Oct. 1996.
[14] V.S. Iyengar, L.H. Trevillyan, and P. Bose, “Representative Traces for Processor Models with Infinite Cache,” Proc. Second Int'l Symp. HighPerformance Computer Architecture (HPCA '96), pp. 6273, Feb. 1996.
[15] M. Johnson, Superscalar Microprocessor Design. Prentice Hall, 1991.
[16] T. Karkhanis and J.E. Smith, “A Day in the Life of a Data Cache Miss,” Proc. Second Ann. Workshop Memory Performance Issues (WMPI '02), May 2002.
[17] T.S. Karkhanis and J.E. Smith, “A FirstOrder Superscalar Processor Model,” Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA '04), pp. 338349, June 2004.
[18] A.J. KleinOsowski and D.J. Lilja, “MinneSPEC: A New SPEC Benchmark Workload for SimulationBased Computer Architecture Research,” IEEE Computer Architecture Letters, vol. 1, no. 2, pp.1013, June 2002.
[19] D. Kroft, “LockupFree Instruction Fetch/Prefetch Cache Organization,” Proc. Eighth Ann. Int'l Symp. Computer Architecture (ISCA '81), pp. 8187, May 1981.
[20] S.S. Mukherjee, S.V. Adve, T. Austin, J. Emer, and P.S. Magnusson, “Performance Simulation Tools: Guest Editors' Introduction,” Computer, special issue on highperformance simulators, vol. 35, no. 2, pp. 3839, Feb. 2002.
[21] D.B. Noonburg and J.P. Shen, “A Framework for Statistical Modeling of Superscalar Processor Performance,” Proc. Third Int'l Symp. HighPerformance Computer Architecture (HPCA '97), pp. 298309, Feb. 1997.
[22] S. Nussbaum and J.E. Smith, “Modeling Superscalar Processors via Statistical Simulation,” Proc. 10th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '01), pp. 1524, Sept. 2001.
[23] M. Oskin, F.T. Chong, and M. Farrens, “HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Design,” Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA '00), pp. 7182, June 2000.
[24] E. Perelman, G. Hamerly, and B. Calder, “Picking Statistically Valid and Early Simulation Points,” Proc. 12th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '03), pp. 244256, Sept. 2003.
[25] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, “Automatically Characterizing Large Scale Program Behavior,” Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '02), pp. 4557, Oct. 2002.
[26] R.A. Sugumar and S.G. Abraham, “Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization,” Proc. ACM Conf. Measurement and Modeling of Computer Systems (SIGMETRICS '93), pp. 2435, 1993.
[27] R.E. Wunderlich, T.F. Wenisch, B. Falsafi, and J.C. Hoe, “SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling,” Proc. 30th Ann. Int'l Symp. Computer Architecture (ISCA '03), pp. 8495, June 2003.