This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Latch Susceptibility to Transient Faults and New Hardening Approach
September 2007 (vol. 56 no. 9)
pp. 1255-1268
In this paper we analyze the conditions making Transient Faults (TFs) affecting the nodes of conventional latch structures generate output Soft-Errors (SEs). We investigate the susceptibility to TFs of all latch nodes and identify the most critical one(s). We show that, for standard latches using back-to-back inverters for their positive feedback, the internal nodes within their feedback path are the most critical. Such nodes will be hereafter referred to as internal feedback nodes. Based on this analysis, we first propose a low cost hardened latch that, compared to alternative hardened solutions, is able to filter out completely TFs affecting its internal feedback nodes, while presenting a lower susceptibility to TFs on the other internal nodes. This is achieved at the cost of a reduced robustness to TFs affecting the output node. To overcome this possible limitation (especially for systems for high reliability applications), we propose another version of our latch that, at the cost of a small area and power consumption increase compared to our first solution, improves also the robustness of the output node, which can be higher than that of alternative hardened solutions. Additionally, both proposed latches present a comparable or higher robustness of the input node than alternative solutions and provide a lower or comparable power-delay product and area overhead than classical implementations and alternative hardened solutions.

[1] G.C. Messenger, “Collection of Charge on Junction Nodes from Ion Tracks,” IEEE Trans. Nuclear Science, vol. 29, no. 6, pp. 2024-2031, Dec. 1982.
[2] C.M. Hsieh, P.C. Murley, and R.R. O'Brien, “Collection of Charge from a-Particle Tracks in Silicon Devices,” IEEE Trans. Electron Devices, vol. 30, pp. 686-693, 1983.
[3] S. Kang and D. Chu, “CMOS Circuit Design for the Prevention of Single Event Upset,” Proc. IEEE Int'l Conf. Computer Design (ICCD '86), pp. 385-388, Oct. 1986.
[4] L. Lantz, “Soft Errors Induced by Alfa Particles,” IEEE Trans. Reliability, vol. 45, pp. 174-179, Dec. 1996.
[5] R.C. Baumann, “Soft Errors in Advances Semiconductor Devices —Part I: The Three Radiation Sources,” IEEE Trans. Device and Materials Reliability, vol. 1, no. 1, pp. 17-22, 1983.
[6] E. Takeda, K. Takeuchi, D. Hisamoto, T. Toyabe, K. Ohshima, and K. Itoh, “A Cross Section of Alfa-Particle-Induced Soft-Error Phenomena in VLSI's,” IEEE Trans. Electron Devices, vol. 36, pp.2567-2575, Nov. 1989.
[7] H.H.K. Tang, “Physics of Cosmic Ray Interaction with Semiconductor Materials: Particle-Induced Soft Errors from a Physicist's Perspective,” IBM J. Research and Development, vol. 40, pp. 91-108, Jan. 1996.
[8] C. Detcheverry, C. Dachs, E. Lorfevre, C. Sudre, G. Bruguier, J.M. Palau, J. Gasiot, and E. Ecoffet, “SEU Critical Charge and Sensitive Area in a Submicron CMOS Technology,” IEEE Trans. Nuclear Science, vol. 44, pp. 2266-2273, Dec. 1997.
[9] T. Karnik, S. Vangal, V. Veeramachaneni, P. Hazucha, V. Erraguntla, and S. Borkar, “Selective Node Engineering for Chip-Level Soft Error Rate Improvement,” Digest of Technical Papers Symp. VLSI Circuits, pp. 204-205, 2002.
[10] T. Toyabe, T. Shinoda, M. Aoki, H. Kawamoto, K. Mitsusada, T. Masuhara, and S. Asai, “A Soft Error Rate Model for MOS Dynamic RAM's,” IEEE J. Solid-State Circuits, vol. 17, pp. 362-367, Apr. 1982.
[11] P. Mazumder, “A New On-Chip ECC for Correcting Soft Errors in DRAMs with Trench Capacitors,” IEEE J. Solid-State Circuits, vol. 27, pp. 1623-1633, Nov. 1992.
[12] B. Gill, M. Nicolaidis, and C. Papachristou, “Radiation Induced Single-Word Multiple Upset Correction in SRAM,” Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS '05), pp. 266-271, 2005.
[13] F.L. Yang and R.A. Saleh, “Simulation and Analysis of Transient Faults in Digital Circuits,” IEEE J. Solid State Circuits, vol. 27, no. 3, pp. 258-264, Mar. 1992.
[14] H. Cha and J.H. Patel, “A Logic-Level Model for $\alpha$ -Particle Hits in CMOS Circuits,” Proc. 12th IEEE Int'l Conf. Computer Design (ICCD '93), pp. 538-542, 1993.
[15] A. Dharchoudhury, S.M. Kang, H. Cha, and J.H. Patel, “Fast Timing Simulation of Transient Faults in Digital Circuits,” Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD '94), pp. 719-726, 1994.
[16] H. Shin, “Modeling of Alpha-Particle-Induced Soft Error Rate in DRAM,” IEEE Trans. Electron Devices, vol. 46, no. 9, Sept. 1999.
[17] Y. Tosaka, H. Kanata, T. Itakura, and S. Satoh, “Simulation Technologies for Cosmic Ray Neutron-Induced Soft Errors: Models and Simulation Systems,” IEEE Trans. Nuclear Science, vol. 46, no. 3, June 1999.
[18] J.M. Cazeaux, D. Rossi, M. Omaña, and C. Metra, “On Transistor Level Gate Sizing for Increased Robustness to Transient Faults,” Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS '05), pp. 23-28, 2005.
[19] F. Moll and A. Rubio, “Methodology of Detection of Spurious Signals in VLSI Circuits,” Proc. European Design and Test Conf., pp.491-496, 1993.
[20] D.G. Mavis and P.H. Eaton, “Soft Error Rate Mitigation Techniques for Modern Microcircuits,” Proc. 40th Int'l Reliability Physics Symp. (IRPS '02), 2002.
[21] Y.S. Dhillon, A.U. Diril, A. Chatterjee, and A.D. Singh, “Sizing CMOS Circuits for Increased Transient Error Tolerance,” Proc. 10th IEEE Int'l On-Line Testing Symp. (IOLTS '04), pp. 11-16, July 2004.
[22] A.K. Nieuwland and P. Gindner, “Automated Logic SER Analysis and On-Line SER Reduction,” Proc. 10th IEEE Int'l On-Line Testing Symp. (IOLTS '04), July 2004.
[23] M. Omaña, D. Rossi, and C. Metra, “Model for Transient Fault Susceptibility of Combinatorial Circuits,” J. Electronic Testing: Theory and Application, vol. 20, no. 5, pp. 501-509, 2004.
[24] M. Nicolaidis, “Design for Mitigation of Single Event Effects,” Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS '05), pp. 95-96, 2005.
[25] T. Monnier, F.M. Roche, J. Cosculluela, and R. Velazco, “SEU Testing of a Novel Hardened Register Implemented Using Standard CMOS Technology,” IEEE Trans. Nuclear Science, vol. 46, no. 6, Dec. 1999.
[26] Y. Zhao and S. Dey, “Separate Dual-Transistor Registers—A Circuit Solution for On-Line Testing of Transient Error in UDSM-IC,” Proc. Ninth IEEE Int'l On-Line Testing Symp. (IOLTS '03), pp. 7-11, 2003.
[27] M. Omaña, D. Rossi, and C. Metra, “Novel Transient Fault Hardened Static Latch,” Proc. 18th IEEE Int'l Test Conf. (ITC '03), pp. 886-892, 2003.
[28] T.M. Mak, S. Mitra, and M. Zhang, “DFT Assisted Built-In Soft Error Resilience,” Proc. 11th IEEE Int'l On-Line Testing Symp. (IOLTS '05), 2005.
[29] S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K.S. Kim, “Robust System Design with Built-In Soft Error Resilience,” Computer, pp.43-52, 2005.
[30] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley, 2004.
[31] N. Seifert, X. Zhu, D. Moyer, R. Mueller, R. Hokinson, N. Leland, and M. Shade, “Frequency Dependence of Soft Error Rates for Sub-Micron CMOS Technologies,” Technical Digest Int'l Electron Devices Meeting (IEDM), pp. 14.4.1-14.4.4, 2001.
[32] P.E. Dodd and L.W. Massengill, “Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics,” IEEE Trans. Nuclear Science, pp. 583-602, June 2003.
[33] T. Karnik, P. Hazucha, and J. Patel, “Characterization of Soft Errors Caused by Single Event Upsets in CMOS Process,” IEEE Trans. Dependable Computing, pp. 128-143, Apr.-June 2004.
[34] N. Seifert, X. Zhu, and L.W. Massengill, “Impact of Scaling on Soft-Error Rates in Commercial Microprocessors,” IEEE Trans. Nuclear Science, vol. 49, no. 6, pp. 3100-3106, Dec. 2002.
[35] P. Hazucha and C. Svensson, “Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft Error Rate,” IEEE Trans. Nuclear Science, vol. 47, pp. 2586-2594, Dec. 2000.
[36] F. Brglez and H. Fujiwara, “A Neural Netlist of 10 Combinational Benchmark Circuits,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 695-698, 1985.
[37] T. Karnik, P. Hazucha, and J. Patel, “Characterization of Soft-Errors Caused by Single Event Upsets in CMOS Processes,” IEEE Trans. Dependable and Secure Computing, vol. 2, no. 2, pp. 128-143, Apr.-June 2004.

Index Terms:
Transient Faults, Soft Errors, Static Latch, Hardened Latch, Robust Design
Citation:
Martin Omaña, Daniele Rossi, Cecilia Metra, "Latch Susceptibility to Transient Faults and New Hardening Approach," IEEE Transactions on Computers, vol. 56, no. 9, pp. 1255-1268, Sept. 2007, doi:10.1109/TC.2007.1070
Usage of this product signifies your acceptance of the Terms of Use.