This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hybrid Wordlength Optimization Methods of Pipelined FFT Processors
August 2007 (vol. 56 no. 8)
pp. 1105-1118
Quickly and accurately predicting of the performance based on the requirements for IP-based system implementations optimizes design and reduces design time and overall cost. This study describes a novel hybrid method for the wordlength optimization of pipelined FFT processors that is the arithmetic kernel of OFDM-based systems. This methodology utilizes the rapid computing of statistical analysis and the accurate evaluation of simulation-based analysis to investigate a speedy optimization flow. A statistical error model for varying wordlengths of PE stages of an FFT processor was developed to support this optimization flow. Experimental results designate that the wordlength optimization employing the speedy flow reduces the percentage of the total area of the FFT processor that increases with an increasing FFT length. Finally, the proposed hybrid method requires shorter prediction time than the absolute simulation-based method does and achieves more accurate outcomes than a statistical calculation does.
Index Terms:
Pipelined FFT processor, Signal-to-quantization noise ratio, Wordlength optimization, Statistical analysis, Simulation-based analysis, Upper-bound wordlength, Lowerbound wordlength
Citation:
Cheng-Yeh Wang, Chih-Bin Kuo, Jing-Yang Jou, "Hybrid Wordlength Optimization Methods of Pipelined FFT Processors," IEEE Transactions on Computers, vol. 56, no. 8, pp. 1105-1118, Aug. 2007, doi:10.1109/TC.2007.1059
Usage of this product signifies your acceptance of the Terms of Use.