|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support
May 2007 (vol. 56 no. 5)
pp. 606-621
| ASCII Text | x | ||
| Francesco Poletti, Antonio Poggiali, Davide Bertozzi, Luca Benini, Pol Marchal, Mirko Loghi, Massimo Poncino, "Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support," IEEE Transactions on Computers, vol. 56, no. 5, pp. 606-621, May, 2007. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.2007.1040, author = {Francesco Poletti and Antonio Poggiali and Davide Bertozzi and Luca Benini and Pol Marchal and Mirko Loghi and Massimo Poncino}, title = {Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support}, journal ={IEEE Transactions on Computers}, volume = {56}, number = {5}, issn = {0018-9340}, year = {2007}, pages = {606-621}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2007.1040}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support IS - 5 SN - 0018-9340 SP606 EP621 EPD - 606-621 A1 - Francesco Poletti, A1 - Antonio Poggiali, A1 - Davide Bertozzi, A1 - Luca Benini, A1 - Pol Marchal, A1 - Mirko Loghi, A1 - Massimo Poncino, PY - 2007 KW - MPSoCs KW - embedded multimedia KW - programming models KW - task-level parallelism KW - energy efficiency KW - low power. VL - 56 JA - IEEE Transactions on Computers ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2007.1040
In today's multiprocessor SoCs (MPSoCs), parallel programming models are needed to fully exploit hardware capabilities and to achieve the 100 Gops/W energy efficiency target required for Ambient Intelligence Applications. However, mapping abstract programming models onto tightly power-constrained hardware architectures imposes overheads which might seriously compromise performance and energy efficiency. The objective of this work is to perform a comparative analysis of message passing versus shared memory as programming models for single-chip multiprocessor platforms. Our analysis is carried out from a hardware-software viewpoint: We carefully tune hardware architectures and software libraries for each programming model. We analyze representative application kernels from the multimedia domain, and identify application-level parameters that heavily influence performance and energy efficiency. Then, we formulate guidelines for the selection of the most appropriate programming model and its architectural support.
Index Terms:
MPSoCs, embedded multimedia, programming models, task-level parallelism, energy efficiency, low power.
Citation:
Francesco Poletti, Antonio Poggiali, Davide Bertozzi, Luca Benini, Pol Marchal, Mirko Loghi, Massimo Poncino, "Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support," IEEE Transactions on Computers, vol. 56, no. 5, pp. 606-621, May 2007, doi:10.1109/TC.2007.1040
Usage of this product signifies your acceptance of the Terms of Use.

