|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS
April 2007 (vol. 56 no. 4)
pp. 572-576
| ASCII Text | x | ||
| R.A. Patel, M. Benaissa, S. Boussakta, "Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS," IEEE Transactions on Computers, vol. 56, no. 4, pp. 572-576, April, 2007. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.2007.1001, author = {R.A. Patel and M. Benaissa and S. Boussakta}, title = {Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS}, journal ={IEEE Transactions on Computers}, volume = {56}, number = {4}, issn = {0018-9340}, year = {2007}, pages = {572-576}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2007.1001}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS IS - 4 SN - 0018-9340 SP572 EP576 EPD - 572-576 A1 - R.A. Patel, A1 - M. Benaissa, A1 - S. Boussakta, PY - 2007 KW - Computer arithmetic KW - modular adder KW - parallel-prefix adder KW - residue number system KW - VLSI. VL - 56 JA - IEEE Transactions on Computers ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2007.1001
Efficient modular adder architectures are invaluable to the design of residue number system (RNS)-based digital systems. For example, they are used to perform residue encoding and decoding, modular multiplication, and scaling. This work is a first in the literature on modulo 2^{n}-(2^{n - 2} + 1) addition. The algebraic properties of such moduli are exploited in the derivation of the proposed fast adder architecture. Actual VLSI implementations using 130nm CMOS technology show that our adder significantly outperforms the most competitive generic modular adder design over the entirety of the power-delay-area space.
Index Terms:
Computer arithmetic, modular adder, parallel-prefix adder, residue number system, VLSI.
Citation:
R.A. Patel, M. Benaissa, S. Boussakta, "Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS," IEEE Transactions on Computers, vol. 56, no. 4, pp. 572-576, April 2007, doi:10.1109/TC.2007.1001
Usage of this product signifies your acceptance of the Terms of Use.