
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Sridhar Rajagopal, Joseph R. Cavallaro, "Truncated Online Arithmetic with Applications to Communication Systems," IEEE Transactions on Computers, vol. 55, no. 10, pp. 124012529, October, 2006.  
BibTex  x  
@article{ 10.1109/TC.2006.168, author = {Sridhar Rajagopal and Joseph R. Cavallaro}, title = {Truncated Online Arithmetic with Applications to Communication Systems}, journal ={IEEE Transactions on Computers}, volume = {55}, number = {10}, issn = {00189340}, year = {2006}, pages = {124012529}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2006.168}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Truncated Online Arithmetic with Applications to Communication Systems IS  10 SN  00189340 SP1240 EP12529 EPD  124012529 A1  Sridhar Rajagopal, A1  Joseph R. Cavallaro, PY  2006 KW  Dynamic truncation KW  finite precision KW  online arithmetic KW  communication systems. VL  55 JA  IEEE Transactions on Computers ER   
[1] M.J. Schulte and E.E. Swartzlander, “Truncated Multiplication with Correction Constant,” Proc. Workshop VLSI Signal Processing, vol. VI, pp. 388396, Oct. 1993.
[2] P.I. Balzola, M.J. Schulte, J. Ruan, J. Glossner, and E. Hokenek, “Design Alternatives for Parallel Saturating Multioperand Adders,” Proc. IEEE Int'l Conf. Computer Design (ICCD), pp. 172177, 2001.
[3] M.J. Schulte, J.E. Stine, and J.G. Jansen, “Reduced Power Dissipation through Truncated Multiplication,” Proc. IEEE Alessandro Volta Memorial Workshop Low Power Design, pp. 6169, Mar. 1999
[4] Z. Huang and M.D. Ercegovac, “TwoDimensional Signal Gating for LowPower Array Multiplier Design,” Proc. IEEE Int'l Conf. Circuits and Systems, vol. 1, pp. 489492, May 2002.
[5] K.E. Wires, M.J. Schulte, and J.E. Stine, “Combined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation,” Proc. IEEE Int'l Conf. Computer Design (ICCD), pp. 497500, Sept. 2001.
[6] M.D. Ercegovac, “Online Arithmetic: An Overview,” Proc. Real Time Signal Processing VII, SPIE, pp. 8693, Aug. 1984.
[7] E.G. Walters and M.J. Schulte, “Design Tradeoffs Using Truncated Multipliers in FIR Filter Implementations,” Proc. SPIE: Advanced Signal Processing Algorithms, Architectures, and Implementations, July 2002.
[8] S. Oraintara, Y.J. Chen, and T.Q. Nguyen, “Integer Fast Fourier Transform,” IEEE Trans. Signal Processing, vol. 50, no. 3, pp. 607618, Mar. 2002.
[9] J. Markel and A. Gray Jr., “FixedPoint Truncation Arithmetic Implementation of a Linear Prediction Autocorrelation Vocoder,” IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 22, no. 4, pp. 273282, Aug. 1974.
[10] S. Rajagopal, S. Bhashyam, J.R. Cavallaro, and B. Aazhang, “RealTime Algorithms and Architectures for Multiuser Channel Estimation and Detection in Wireless BaseStation Receivers,” IEEE Trans. Wireless Comm., vol. 1, no. 3, pp. 468479, July 2002.
[11] M.D. Ercegovac and T. Lang, “Online Arithmetic: A Design Methodology and Applications in Digital Signal Processing,” Proc. VLSI Signal Processing III, pp. 252263, Nov. 1988.
[12] J. Bruguera and T. Lang, “2D DCT Using Online Arithmetic,” Proc. Int'l Conf. Acoustics, Speech, and Signal Processing (ICASSP), vol. 5, pp. 32753278, May 1995.
[13] S. Rajagopal and J.R. Cavallaro, “Online Arithmetic for Detection in Digital Communication Receivers,” Proc. 15th IEEE Int'l Symp. Computer Arithmetic (ARITH15), pp. 257265, June 2001.
[14] T. Lynch and M.J. Schulte, “A High Radix Online Arithmetic for Credible and Accurate Computing,” J. Universal Computer Science, vol. 1, no. 7, pp. 439453, July 1995.
[15] R. McIlhenny and M.D. Ercegovac, “Online Algorithms for Complex Number Arithmetic,” 32nd Asilomar Conf. Signals, Systems, and Computers, pp. 172176, Oct. 1998.
[16] N.D. Hemkumar and J.R. Cavallaro, “Redundant and Online CORDIC for Unitary Transformations,” IEEE Trans. Computers, special issue on computer arithmetic, vol. 43, no. 8, pp. 941954, Aug. 1994.
[17] M.D. Ercegovac and A.L. Grnarov, “On the Performance of Online Arithmetic,” Proc. Int'l Conf. Parallel Processing, pp. 5562, Aug. 1980.
[18] M.D. Ercegovac and T. Lang, “OntheFly Conversion of Redundant into Conventional Representations,” IEEE Trans. Computers, vol. 36, no. 7, pp. 895897, July 1987.
[19] A. Avizienis, “SignedDigit Number Representations for Fast Parallel Arithmetic,” IRE Trans. Electronic Computers, vol. 10, no. 3, pp. 389400, Sept. 1961.
[20] S. Moshavi, “MultiUser Detection for DSCDMA Communications,” IEEE Comm. Magazine, pp. 124136, Oct. 1996.
[21] S. Verdú, Multiuser Detection. Cambridge Univ. Press, 1998.
[22] M. Honig, U. Madhow, and S. Verdú, “Blind Adaptive Multiuser Detection,” IEEE Trans. Information Theory, vol. 41, no. 4, pp. 944960, July 1995.
[23] J. Chen, G. Shou, and C. Zhou, “HighSpeed LowPower Complex Matched Filter for WCDMA: Algorithm and VLSI Architecture,” IEICE Trans. Fundamentals, vol. E83A, no. 1, pp. 150157, Jan. 2000.
[24] K. Chapman, P. Hardy, A. Miller, and M. George, “CDMA Matched Filter Implementation in Virtex Devices,” Xilinx Application Note XAPP212(v1. 1), Jan. 2001.
[25] T. Long and N.R. Shanbhag, “LowPower CDMA Multiuser Receiver Architectures,” Proc. IEEE Workshop Signal Processing Systems, pp. 493502, Oct. 1999.
[26] R.H. Walden, “Performance Trends in AnalogtoDigital Converters,” IEEE Comm. Magazine, vol. 37, no. 2, pp. 96101, Feb. 1999.
[27] I. Seskar and N.B. Mandayam, “A Software Radio Architecture for Linear Multiuser Detection,” IEEE J. Selected Areas in Comm., vol. 17, no. 5, pp. 814823, May 1999.
[28] N. Zhang, A. Poon, D. Tse, R. Brodersen, and S. Verdú, “TradeOffs of Performance and Single Chip Implementation of Indoor Wireless MultiAccess Receivers,” Proc. IEEE Wireless Comm. and Networking Conf. (WCNC), vol. 1, pp. 226230, Sept. 1999.
[29] B. Parhami, Computer Arithmetic— Algorithms and Hardware Designs. Oxford Univ. Press, 2000.
[30] S. Waser and M.J. Flynn, Introduction to Arithmetic for Digital System Designers. CBS College Publishing, 1982.
[31] I. Koren, Computer Arithmetic Algorithms. Prentice Hall, 1993.
[32] J.G. Proakis and M. Salehi, Communication Systems Engineering. Prentice Hall, 1994.
[33] A. GorjiSinaki and M.D. Ercegovac, “Design of a DigitSlice Online Arithmetic Unit,” Proc. Fifth IEEE Symp. Computer Arithmetic, pp. 7280, May 1981.
[34] J.S. Fernando and M.D. Ercegovac, “Conventional and Online Arithmetic Designs for HighSpeed Recursive Digital Filters,” Proc. Fifth IEEE Workshop VLSI Signal Processing, pp. 8190, Oct. 1992.
[35] M.D. Ercegovac, “A General HardwareOriented Method for Evaluation of Functions and Computations in a Digital Computer,” IEEE Trans. Computers, vol. 26, no. 7, pp. 667680, July 1977.
[36] A. Guyot, Y. Herreros, and JM. Muller, “JANUS: An Online Multiplier/Divider for Manipulating Large Numbers,” Proc. Ninth IEEE Symp. Computer Arithmetic, pp. 106111, Sept. 1989.
[37] A.F. Tenca, M.D. Ercegovac, and M.E. Louie, “Fast Online Multiplication Units Using LSA Organization,” Proc. Advanced Signal Processing Algorithms, Architectures, and Implementations IX, SPIE, pp. 7483, July 1999.
[38] C.R. Baugh and B.A. Wooley, “A Two's Complement Parallel Array Multiplication Algorithm,” IEEE Trans. Computers, vol. 22, no. 12, pp. 10451047, Dec. 1973.
[39] K'A.C. Bickerstaff, E.E. Swartzlander, and M.J. Schulte, “Analysis of Column Compression Multipliers,” Proc. IEEE Int'l Symp. Computer Arithmetic, pp. 3339, June 2001.
[40] G. Wang and M. Tull, “The Implementation of an Efficient and HighSpeed InnerProduct Processor,” Proc. 35th Asilomar Conf. Signals, Systems, and Computers, vol. 2, pp. 13621366, Oct. 2001.
[41] N. Azakova, R. Sung, N. Durdle, M. Margala, and J. Lamoureux, “Fast and LowPower Inner Product Processor,” Proc. 2001 IEEE Int'l Symp. Circuits and Systems (ISCAS), vol. 4, pp. 646649, May 2001.
[42] P. Radosavljevic, M. Gadhiok, and N. Bagge, “Online Arithmetic Matched Filter Detector,” Dec. 2002.
[43] C. Cook, N. Deneau, R. Dubey, and A. Lin, “Conventional Arithmetic Matched Filter Detector,” Dec. 2002.
[44] “VLSI Signal Processing Research at Rice University,” http://www.ece.rice.edu/~cavallarvlsi, 2006.